EEJournal

fish fry
Subscribe Now
May 6, 2022

Reimagining Moore’s Law – One Glass Chip at a Time

by Amelia Dalton
Let’s talk about chips! In this week’s Fish Fry podcast, Dr. Eyal Cohen (Co-founder and CEO of Cognifiber) joins me to unpack the photonic computing revolution. We investigate the details of Cognifiber’s glass-based chips, proprietary fibers, and embedded waveguides, and why the advancement of this kind of technology could revolutionize the world of edge computing. Also this week, I take a closer look at a new nanocellulose paper semiconductor developed by a team of researchers at Osaka University.

 

 

Click here to download this episode

 

Links for May 6, 2022

More information about Cognifiber

Electronics can grow on trees thanks to nanocellulose paper semiconductors (Osaka University)

Nanocellulose Paper Semiconductor with a 3D Network Structure and Its Nano–Micro–Macro Trans-Scale Design (ACS Publications) 

 

Click here to check out the Fish Fry Archive.

Click here to subscribe to Fish Fry via Podbean

Click here to get the Fish Fry RSS Feed

Click here to subscribe to Fish Fry via Apple Podcasts

Click here to subscribe to Fish Fry via Spotify

 

Fish Fry Executive Interviews

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software

Robert Blake, CEO – Achronix

Jack Harding, CEO – eSilicon

Michiel Ligthart, COO – Verific

Simon Davidmann, CEO – Imperas

Jessica Gomez – Rogue Valley Microdevices

Shishpal Rawat, Chairman – Accellera Systems Initiative

Kevin Bromber, CEO – myDevices

Daniel Hansson, CEO – Verifyter

Mark Papermaster, CTO – AMD

David Fried, CTO – Coventor

Dr. Steven LeBoeuf, President – Valencell

David Dutton, CEO – Silvaco

Bob Niemiec, CEO – TwistThink

Allan Martinson, COO – Starship Technologies

Zhihong Liu, Chairman and CEO – ProPlus Solutions

Taher Madraswala, CEO and President – Open-Silicon

Kapil Shankar, CEO and Director – AnDAPT

Dan Fox, CTO – Local Motors

Kim Rowe, Founder and CEO — RoweBots

Lawrence Cooke, Founder and CEO — NovaSolix

Gregg Recupero, CTO — Performance-IP

Alan Grau, CEO — Icon Labs

Carl Alberty, Vice President – Cirrus Logic

Maximilian Odendahl, CEO — Silexica

Finbarr Moynihan, General Manager — MediaTek

Sanjay Pillay, CEO — Austemper

Louis Parks, CEO – SecureRF

Harold Blomquist, CEO – Helix Semiconductor

Dale Dougherty and Sherry Huss, Co-Founders – Maker Faire

Mike Wisart, CEO – efabless

Chris Giovanniello, SVP and Co-Founder – Menlo Micro

Jake Janovetz, President – Opal Kelly

Jerry Gipper, Executive Director – VITA

Ethan Plotkin, CEO – GDCA

Xin Song, CEO – Bottos

Chris Dries, CEO – UnitedSiC 

Bob Smith, Executive Director – ESD Alliance 

Rick O’Connor, Executive Director – RISC V Foundation

Naveed Sherwani, CEO and Yunsup Lee, CTO/Founder- SiFIve

Doug Letcher, CEO and President – Metrics Technologies

Jun Pei, CEO – Cepton Technologies

Nikos Zervas, CEO – CAST

Dave Hughes, CEO – HCC Embedded

David Su, CEO – Atomic Technologies

Jess Isquith, President/CEO – PICMG

Galen Hunt, Distinguished Engineer and Managing Director, Microsoft Azure Sphere – Microsoft 

Vinay Gokhale, VP Business Development – ThirdWayv

Kevin Hannah, Director of Product Operations- Kazuhm

Srinath Anantharaman, CEO – ClioSoft

Gajinder Panesar, CTO  – UltraSoC and Tim Ramsdale, CEO – Agile Analog

Steve Cammish, VP of Edge Solutions – ADLINK

Adam Benzion, Co-Founder, Hackster.io

Ted Pawela, COO – Altium 

Michael Dick, CEO – C2A Security

Ted Mirracco, CEO – Cylynt 

Arun Subbarao, VP of Engineering – Lynx Software

Doug Sandy, Chief Technical Officer – PICMG

Stefan Müller, CTO and Founder – FMC

Brian Faith, CEO – QuickLogic 

Paul Cunningham, Senior Vice President and General Manager- Cadence Design Systems

Tom Doyle, CEO – Aspinity

Pim Tulys, CEO – Intrinsic-ID

Yonatan Geifman , Co-founder and CEO – Deci

Mung Chiang, EVP and Dean of Engineering College – Purdue University

Clay Johnson, CEO – CacheQ

Andy Hock, Vice President, Product – Cerebras Systems

Dan Goehl, Co-founder and Chief Business Officer – UltraSense Systems

Charlie Green, Chief Operating & Technical Officer – Powercast

Florian Pestoni, CEO – InOrbit

Leave a Reply

featured blogs
Virtuosity: Custom IC Design Flow/Methodology - Post-Layout Circuit Simulation and GDSII Generation
Nov 23, 2022
The current challenge in custom/mixed-signal design is to have a fast and silicon-accurate methodology. In this blog series, we are exploring the Custom IC Design Flow and Methodology stages. This methodology directly addresses the primary challenge of predictability in creat...
More from Cadence...
What’s Driving the World’s First Analog and Mixed-Signal Emulation Technology?
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
More from Synopsys...
Struggling to verify the reliability of your multiple-power-domain designs?
Nov 21, 2022
By Hossam Sarhan With the growing complexity of system-on-chip designs and technology scaling, multiple power domains are needed to optimize… ...
More from Siemens Digital Industries Software...
I want a TNG Office Chair!
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....
More from Max's Cool Beans...

featured video

How to Harness the Massive Amounts of Design Data Generated with Every Project

Sponsored by Cadence Design Systems

Long gone are the days where engineers imported text-based reports into spreadsheets and sorted the columns to extract useful information. Introducing the Cadence Joint Enterprise Data and AI (JedAI) platform created from the ground up for EDA data such as waveforms, workflows, RTL netlists, and more. Using Cadence JedAI, engineering teams can visualize the data and trends and implement practical design strategies across the entire SoC design for improved productivity and quality of results.

Learn More

featured paper

How SHP in plastic packaging addresses 3 key space application design challenges

Sponsored by Texas Instruments

TI’s SHP space-qualification level provides higher thermal efficiency, a smaller footprint and increased bandwidth compared to traditional ceramic packaging. The common package and pinout between the industrial- and space-grade versions enable you to get the newest technologies into your space hardware designs as soon as the commercial-grade device is sampling, because all prototyping work on the commercial product translates directly to a drop-in space-qualified SHP product.

Click to read more

featured chalk talk

Expanding SiliconMAX SLM to In-Field

Sponsored by Synopsys

In order to keep up with the rigorous pace of today’s electronic designs, we must have visibility into each step of our IC design lifecycle including debug, bring up and in-field operation. In this episode of Chalk Talk, Amelia Dalton chats with Steve Pateras from Synopsys about in-field infrastructure for silicon lifecycle management, the role that edge analytics play when it comes to in-field optimization, and how cloud analytics, runtime agents and SiliconMAX sensor analytics can provide you more information than ever before for the lifecycle of your IC design.

Click here for more information about SiliconMAX Silicon Lifecycle Management