fish fry
Subscribe Now

Maximizing Memory Performance

Performance-IP’s Memory Request Optimizer Pushes Your Design Forward

Step right up, ladies and gentlemen. We’ve got CPUs, GPUs, audio codecs, video accelerators, bailing wire, and duct tape. This week’s Fish Fry is about how you can get all of your component ducks in a row with a little help from Performance-IP. Gregg Recupero (CTO – Performance-IP) and I discuss the details of Performance IP’s Memory Request Optimizer, how you can boost the performance of your design while reducing latency in your memory subsystem, and how Performance-IP works with the EDA big dogs (rather than competing against them). Keeping with our memory theme, we also take a closer look at groundbreaking research from MIT that could completely change our understanding of how memories are formed in the brain.

 

 

Download this episode (right click and save)

Links for April 14, 2017

More information about Performance-IP

Neuroscientists identify brain circuit necessary for memory formation

New Episode of Chalk Talk – Keeping Things Quiet: A New Methodology for Dynamic Range Comparator Noise Analysis

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

Darrin Billerbeck, CEO – Lattice Semiconductor

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software

Robert Blake, CEO – Achronix

Jack Harding, CEO – eSilicon

Michiel Ligthart, COO – Verific

Adnan Hamid, CEO – Breker Technologies

Jeff Waters, VP and General Manager – Altera

Simon Davidmann, CEO – Imperas

Ted Miracco, CEO – SmartFlow Compliance Solutions

Cees Links – GreenPeak Technologies

Jessica Gomez – Rogue Valley Microdevices

Shishpal Rawat, Chairman – Accellera Systems Initiative

Kevin Bromber, CEO – myDevices

Daniel Hansson, CEO – Verifyter

Mark Papermaster, CTO – AMD

David Fried, CTO – Coventor

Dr. Steven LeBoeuf, President – Valencell

David Dutton, CEO – Silvaco

Bob Niemiec, CEO – TwistThink

Allan Martinson, COO – Starship Technologies

Zhihong Liu, Chairman and CEO – ProPlus Solutions

Taher Madraswala, CEO and President – Open-Silicon

Kapil Shankar, CEO and Director – AnDAPT

Mike Wishart, CEO – efabless 

Dan Fox, CTO – Local Motors

Maximilian Odendahl, CEO – Silexica 

Carl Alberty, Vice President – Cirrus Logic

Alan Grau, CEO – Icon Labs

Leave a Reply

featured blogs
Oct 14, 2019
Simon Segars opened Arm TechCon with a new look, having discovered that real men have beards. This is the 15th Arm TechCon. In this post I'm going to focus on the new things that Arm announced... [[ Click on the title to access the full blog on the Cadence Community sit...
Oct 13, 2019
In part 3 of this blog series we looked at what typically is the longest stage in designing a PCB Routing and net tuning.  In part 4 we will finish the design process by looking at planes, and some miscellaneous items that may be required in some designs. Planes Figure 8...
Oct 11, 2019
The FPGA (or ACAP) universe gathered at the San Jose Fairmount last week during the Xilinx Developer Forum. Engineers, data scientists, analysts, distributors, alliance partners and more came to learn about the latest hardware, software and system level solutions from Xilinx....
Oct 11, 2019
Have you ever stayed awake at night pondering palindromic digital clock posers?...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...