EEJournal

fish fry
Subscribe Now
March 3, 2016

Prove It!

The New Era of Design Verification
by Amelia Dalton

Can you imagine a world without mistakes? Maybe it would be cool, but most likely it would be pretty boring. Heck, it might even mean some of us would lose our jobs. This week’s Fish Fry, we visit a conference dedicated to engineering mistakes: DVCon. We investigate three major the themes of this year’s Design Verification Conference: UVM, emulation, and FPGA-based prototyping. Shishpal Rawat (Chairman – Accellera Systems Initiative) and I sit down to discuss the importance of standardization in emulation and UVM, the value of design verification tutorials, and why verification needs to happen at many different levels of abstraction. Also this week, we check out the advantages of an integrated prototyping solution which may just put ad-hoc FPGA-based physical prototyping out of business once and for all.

 

 

Download this episode (right click and save)

Links for March 4, 2016

More information about DVCon 2016

More information about The Accellera Systems Intiative 

New Episode of Chalk Talk: The Market Shift to Integrated Physical Prototyping

Help NASA Create Better Vision for Robonaut

Leave a Reply

featured blogs
Expanding Our Network — AWR Academic Partners
Jan 27, 2021
Here at the Cadence Academic Network, it is always important to highlight the great work being done by professors, and academia as a whole. Now that AWR software solutions is a part of Cadence, we... [[ Click on the title to access the full blog on the Cadence Community site...
More from Cadence...
SI Lite – Up to 8 Gbps Rugged Solutions
Jan 27, 2021
Super-size. Add-on. Extra. More. We see terms like these a lot, whether at the drive through or shopping online. There'€™s always something else you can add to your order or put in your cart '€“ and usually at an additional cost. Fairly certain at this point most of us kn...
More from Samtec, Inc....
Keeping Hyperscale Data Centers Safe from Security Threats
Jan 27, 2021
Cloud computing security starts at hyperscale data centers; learn how embedded IDE modules protect data across interfaces including PCIe 5.0 and CXL 2.0. The post Keeping Hyperscale Data Centers Safe from Security Threats appeared first on From Silicon To Software....
More from Synopsys...
Cunning Calculators
Jan 25, 2021
In which we meet the Photomath calculator, which works with photos of your equations, and the MyScript calculator, which allows you to draw equations with your finger....
More from Max's Cool Beans...

featured paper

Speeding Up Large-Scale EM Simulation of ICs Without Compromising Accuracy

Sponsored by Cadence Design Systems

With growing on-chip RF content, electromagnetic (EM) simulation of passives is critical — from selecting the right RF design candidates to detecting parasitic coupling. Being on-chip, accurate EM analysis requires a tie in to the process technology with process design kits (PDKs) and foundry-certified EM simulation technology. Anything short of that could compromise the RFIC’s functionality. Learn how to get the highest-in-class accuracy and 10X faster analysis.

Click here to download the whitepaper

featured chalk talk

Single Pair Ethernet

Sponsored by Mouser Electronics and Phoenix Contact

Single-pair Ethernet is revolutionizing industrial system design, with new levels of performance and simplicity. But, before you make the jump, you need to understand the options for cables, connectors, and other infrastructure. In this episode of Chalk Talk, Amelia Dalton chats with Lyndsey Walling of Phoenix Contact about the latest in single-pair Ethernet for industrial applications.

Click here for more information about Phoenix Contact Single Pair Ethernet (SPE) Connectors