Semiconductor
Subscribe Now

Calling All Chiplets! Eliyan and the Ultimate Chiplet Interconnect

My podcast this week is all about chiplets, chiplet interconnects, and the Bunch of Wires (BoW) chiplet interconnect architecture! My guests hail from Eliyan – who is leading the pack when it comes to chiplet interconnect technology. Ramin Farjadrad (Co-founder and CEO), Patrick Soheili (Co-founder & Head of Business and Corporate Development) and Syrus Ziai (Co-founder & VP of Engineering)  … Read More → "Calling All Chiplets! Eliyan and the Ultimate Chiplet Interconnect"

Performing Extreme AI Analog Compute Sans Semiconductors

Generally speaking, I tend to duck when someone lobs a business-related press release in my direction. Call me a techno-weenie if you will, but I really don’t care to learn that Company A has been pondering the possibility of potentially signing a letter of intent with Company B to establish a framework within which to commence discussions about the prospect of collaborating on some vaguely … Read More → "Performing Extreme AI Analog Compute Sans Semiconductors"

Intel Introduces Two Monolithic Agilex FPGA and SoC Families, Part 2: Sundance Mesa is now the Agilex 5 E-Series

Last September, I published an article on EEJournal.com that described two new Intel Agilex FPGA and SoC device families, the Agilex 5 D-series and an as-yet-unnamed series formerly known as “Sundance Mesa,” introduced at last year’s Intel Innovation. (See “Intel Introduces Two Monolithic Agilex FPGA and SoC Families, Part 1</ … Read More → "Intel Introduces Two Monolithic Agilex FPGA and SoC Families, Part 2: Sundance Mesa is now the Agilex 5 E-Series"

Harnessing Light and Redefining What is Possible: Lightelligence and The Rise of Optical Computing

This week’s Fish Fry podcast is all about photonics and the future of optical computing! Maurice (Mo) Steinman from Lightelligence and I chat about why Lightelligence is on a mission to be the leader in silicon photonics computing, the details of PACE (Lightelligence’s first fully integrated optical computing platform), and what sets this computing platform apart from traditional silicon chips.

Read More → "Harnessing Light and Redefining What is Possible: Lightelligence and The Rise of Optical Computing"

February 7, 2023
February 2, 2023
February 1, 2023
January 31, 2023
January 26, 2023
January 25, 2023
January 23, 2023
January 17, 2023
January 12, 2023
January 11, 2023
January 10, 2023
January 2, 2023
December 19, 2022
December 15, 2022
December 13, 2022
December 12, 2022
December 9, 2022
December 8, 2022
featured blogs
Feb 7, 2023
There were two keynotes during DesignCon, one by Ben Gu, Cadence's VP of the System Analysis business, and the other by Devin Billings of Boston Dynamics, which I will cover later this week. There was actually a third, on the tutorial day before the conference proper, bu...
Feb 7, 2023
We explore how AI-powered EDA tools chart a new course for chip design & verification, as our DSO.ai chip design tool notches its first 100 production tapeouts. The post Charting a Productive New Course for AI in Chip Design appeared first on From Silicon To Software....
Jan 30, 2023
By Hossam Sarhan Work smarter, not harder. Isn't that what everyone is always telling you? Of course, it's excellent advice,… ...
Jan 19, 2023
Are you having problems adjusting your watch strap or swapping out your watch battery? If so, I am the bearer of glad tidings....
chalk talks
Automated Benchmark Tuning — Synopsys   Benchmarking is a great way to measure the performance of computing resources, but benchmark tuning can be a very complicated problem to solve. In this episode of Chalk Talk, Nozar Nozarian from Synopsys and Amelia Dalton investigate Synopsys’ Optimizer Studio that combines an evolution search algorithm with a powerful user interface that can … Read More → "Automated Benchmark Tuning — Synopsys"
Chipageddon: What’s Happening, Why It’s Happening and When Will It End — Digi & Mouser Electronics  Semiconductors are an integral part of our design lives, but supply chain issues continue to upset our design processes. In this episode of Chalk Talk, Ronald Singh from DIGI and Amelia Dalton investigate the variety of reasons behind today’s semiconductor supply chain woes. They also take a closer look at how a system-on-module approach … Read More → "Chipageddon: What’s Happening, Why It’s Happening and When Will It End — Digi & Mouser Electronics"
Enabling Digital Transformation in Electronic Design with Cadence Cloud — Cadence  With increasing design sizes, complexity of advanced nodes, and faster time to market requirements – design teams are looking for scalability, simplicity, flexibility and agility. In today’s Chalk Talk, Amelia Dalton chats with Mahesh Turaga from Cadence Design Systems about the details of Cadence’s end to end cloud portfolio, how you can extend your … Read More → "Enabling Digital Transformation in Electronic Design with Cadence Cloud — Cadence"
Faster, More Predictable Path to Multi-Chiplet Design Closure — Cadence Design Systems  The challenges for 3D IC design are greater than standard chip design – but they are not insurmountable. In this episode of Chalk Talk, Amelia Dalton chats with Vinay Patwardhan from Cadence Design Systems about the variety of challenges faced by 3D IC designers today and how Cadence’s integrated, high-capacity Integrity 3D IC Platform, … Read More → "Faster, More Predictable Path to Multi-Chiplet Design Closure — Cadence Design Systems"
“Scalable Power Delivery” for High-Performance ASICs, SoCs, and xPUs — Infineon  Today’s AI and Networking applications are driving an exponential increase in compute power. When it comes to scaling power for these kinds of applications with next generation chipsets, we need to keep in mind package size constraints, dynamic current balancing, and output capacitance. In this episode of Chalk Talk, Mark Rodrigues from Infineon joins … Read More → "“Scalable Power Delivery” for High-Performance ASICs, SoCs, and xPUs — Infineon"
Expanding SiliconMAX SLM to In-Field — Synopsys  In order to keep up with the rigorous pace of today’s electronic designs, we must have visibility into each step of our IC design lifecycle including debug, bring up and in-field operation. In this episode of Chalk Talk, Amelia Dalton chats with Steve Pateras from Synopsys about in-field infrastructure for silicon lifecycle management, the … Read More → "Expanding SiliconMAX SLM to In-Field — Synopsys"