fish fry
Subscribe Now

Automatic For The People: CacheQ’s New Compiler for Multithreaded Executables

In this week’s Fish Fry podcast, CacheQ CEO Clay Johnson joins me to discuss their new compiler for multi-threading acceleration for CPUs with multiple physical cores and why there is a need for a heterogenous compute development environment specifically for software developers. Also this week, I take a closer look at new self-healing, re-configurable, and recyclable stretchy skin-like circuits developed by Virginia Tech Department of Mechanical Engineering and the Macromolecules Innovation Institute.

Click here to download this episode

Links for August 6, 2021

More information about CacheQ

CacheQ’s New Compiler Supports Multi-Threading CPU Acceleration, Enables Software Developers to “Write Once, Accelerate Anywhere”

Unbroken: New soft electronics don’t break, even when punctured (Virginia Tech)

Self-healing liquid metal composite for reconfigurable and recyclable soft electronics (communications materials)

 

 

 

2 thoughts on “Automatic For The People: CacheQ’s New Compiler for Multithreaded Executables”

Leave a Reply

featured blogs
Dec 2, 2024
The Wi-SUN Smart City Living Lab Challenge names the winners with Farmer's Voice, a voice command app for agriculture use, taking first place. Read the blog....
Dec 3, 2024
I've just seen something that is totally droolworthy, which may explain why I'm currently drooling all over my keyboard....

Libby's Lab

Libby's Lab - Scopes Out Littelfuse's SRP1 Solid State Relays

Sponsored by Mouser Electronics and Littelfuse

In this episode of Libby's Lab, Libby and Demo investigate quiet, reliable SRP1 solid state relays from Littelfuse availavble on Mouser.com. These multi-purpose relays give engineers a reliable, high-endurance alternative to mechanical relays that provide silent operation and superior uptime.

Click here for more information about Littelfuse SRP1 High-Endurance Solid-State Relays

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
62,572 views