EEJournal

fish fry
Subscribe Now
February 10, 2017

Calling All Cores!

Standards, Tools, and Solving the Multi-Core Heterogeneous Computing Software Conundrum
by Amelia Dalton

In this week’s episode of Fish Fry we tackle the age-old question – What are we going to do with all these cores?! My first guest Maximilian Odendahl (Silexica – CEO) is going to help us solve the multi-core heterogeneous computing software conundrum. Max and I discuss software development techniques for multi-core systems, the biggest challenges facing us in multi-core software development, and the details of Silexica’s new SLX tool suite. Keeping with our embedded system design theme, our next guest Rodger Hosking (Pentek) and I chat about the evolving role of standards and tools in the embedded ecosystem.


 

Download this episode (right click and save)

Links for February 10, 2017

More information about Silexica

More information about Pentek

New Episode of Chalk Talk: How to Select the Right Digital Isolator

11 thoughts on “Calling All Cores!”

  1. Pingback: Event Management Company in Hyderabad
  2. Pingback: GVK BIO
  3. Pingback: DMPK Studies
  4. Pingback: make money with a iphone
  5. Pingback: In Vitro ADME
  6. Pingback: try this site
  7. Pingback: Corporate Event Management Company in Hyderabad
  8. Pingback: satta matka
  9. Pingback: Engineer X
  10. Pingback: Pune Escorts Services Call Girls
  11. Pingback: Bangalore Cheap Escorts Sevices

Leave a Reply

featured blogs
Cadence OrCAD and Allegro 17.4-2019 HotFix SPB17.40.019 is Now Available
Jul 22, 2021
The HotFix 019 (QIR 3, indicated as 2021.1 in the application splash screens) update for OrCAD® and Allegro® is now available at Cadence Downloads . This blog post contains important links... [[ Click on the title to access the full blog on the Cadence Community si...
More from Cadence...
Oooh! Shiny New USB-C Dock!
Jul 21, 2021
It's a funny old thing to find yourself in possession of a USB-C dock when you don't have a host machine that sports a USB-C connector with which to drive it....
More from Max's Cool Beans...
Take the Guesswork Out of Designing Your New Product Architecture
Jul 21, 2021
We explain how virtual prototyping eliminates ASIC design bugs before RTL, and how chip architecture design modeling correlates key performance attributes. The post Take the Guesswork Out of Designing Your New Product Architecture appeared first on From Silicon To Software....
More from Synopsys...
Need to get Linux up and running on Intel® SoC FPGAs? These free “Ask the Expert” online sessions are for you
Jul 9, 2021
Do you have questions about using the Linux OS with FPGAs? Intel is holding another 'Ask an Expert' session and the topic is 'Using Linux with Intel® SoC FPGAs.' Come and ask our experts about the various Linux OS options available to use with the integrated Arm Cortex proc...
More from Intel...

featured video

Breakthrough FPGA news from Intel

Sponsored by Intel

As part of the numerous portfolio announcements associated with the launch of the 3rd Gen Intel® Xeon® Scalable processor, Intel also disclosed some breakthrough FPGA news: Intel® Agilex™ FPGAs now deliver industry-leading power efficiency and performance.

Click here for more information about Intel® Agilex™ FPGAs.

featured paper

PrimeLib Next-Gen Library Characterization - Providing Accelerated Access to Advanced Process Nodes

Sponsored by Synopsys

What’s driving the need for a best-in-class solution for library characterization? In the latest Synopsys Designer’s Digest, learn about various SoC design challenges, requirements, and innovative technologies that deliver faster time-to-market with golden signoff quality. Learn how Synopsys’ PrimeLib™ solution addresses the increase in complexity and accuracy needs for advanced nodes and provides designers and foundries accelerated turn-around time and compute resource optimization.

Click to read the latest issue of Designer's Digest

featured chalk talk

Time Sensitive Networking for Industrial Automation

Sponsored by Mouser Electronics and Intel

In control applications with strict deterministic requirements, such as those found in automotive and industrial domains, Time Sensitive Networking offers a way to send time-critical traffic over a standard Ethernet infrastructure. This enables the convergence of all traffic classes and multiple applications in one network. In this episode of Chalk Talk, Amelia Dalton chats with Josh Levine of Intel and Patrick Loschmidt of TTTech about standards, specifications, and capabilities of time-sensitive networking (TSN).

Click here for more information about Intel Cyclone® V FPGAs