EDA
Subscribe Now

Cadence Brings Clarity to EMI

EMI is the ghost in our machines, the phantom of our electronic operas. We create our systems with a specific purpose, and our engineering efforts aim to hone and optimize toward that goal. At the same time, lurking in the copper traces and wayward return paths are silent specters seeking to derail our plans. They haunt our designs undetected, biding their time until the final day … Read More → "Cadence Brings Clarity to EMI"

By the Electronics Design Community, For the Electronics Design Community

In this week’s Fish Fry podcast, we have a special preview of next week’s AltiumLive 2020 Virtual Summit with Ted Pawela (COO – Altium). Ted and I chat about the goals of this year’s conference, why high speed design will take center stage again this year, and why this conference is a unique collaboration between different engineering communities. We also take a closer look at how … Read More → "By the Electronics Design Community, For the Electronics Design Community"

No More Nanometers

“I learned how to measure before I knew what was size.” – Sofi Tukker, “House Arrest”

Let’s start by speaking some truth. Nothing about the “5 nanometer” CMOS process has any real relationship to five actual nanometers and transistor size. That train jumped off the rails years ago, and the semiconductor industry has inflicted tremendous self-harm by perpetuating the … Read More → "No More Nanometers"

October 23, 2020
October 22, 2020
October 15, 2020
October 14, 2020
October 13, 2020
October 12, 2020
October 8, 2020
October 6, 2020
October 5, 2020
September 30, 2020
September 28, 2020
September 25, 2020
September 24, 2020
September 23, 2020
September 22, 2020
September 18, 2020
September 16, 2020
featured blogs
Oct 23, 2020
Processing a component onto a PCB used to be fairly straightforward. Through hole products, a single or double row surface mount with a larger center-line rarely offer unique challenges obtaining a proper solder joint. However, as electronics continue to get smaller and conne...
Oct 23, 2020
[From the last episode: We noted that some inventions, like in-memory compute, aren'€™t intuitive, being driven instead by the math.] We have one more addition to add to our in-memory compute system. Remember that, when we use a regular memory, what goes in is an address '...
Oct 23, 2020
Any suggestions for a 4x4 keypad in which the keys aren'€™t wobbly and you don'€™t have to strike a key dead center for it to make contact?...
Oct 23, 2020
At 11:10am Korean time this morning, Cadence's Elias Fallon delivered one of the keynotes at ISOCC (International System On Chip Conference). It was titled EDA and Machine Learning: The Next Leap... [[ Click on the title to access the full blog on the Cadence Community ...
chalk talks
Cloud Computing for Electronic Design (Are We There Yet?)   When your project is at crunch time, a shortage of server capacity can bring your schedule to a crawl. But, the rest of the year, having a bunch of extra servers sitting around idle can be extremely expensive. Cloud-based EDA lets you have exactly the compute resources you need, when you need them. … Read More → "Cloud Computing for Electronic Design (Are We There Yet?)"
SLX FPGA: Accelerate the Journey from C/C++ to FPGA   High-level synthesis (HLS) brings incredible power to FPGA design. But harnessing the full power of HLS with FPGAs can be difficult even for the most experienced engineering teams. In this episode of Chalk Talk, Amelia Dalton chats with Jordon Inkeles of Silexica about using the SLX FPGA tool to truly harness the power … Read More → "SLX FPGA: Accelerate the Journey from C/C++ to FPGA"
TensorFlow to RTL with High-Level Synthesis — Cadence Design Systems   Bridging the gap from the AI and data science world to the RTL and hardware design world can be challenging. High-level synthesis (HLS) can provide a mechanism to get from AI frameworks like TensorFlow into synthesizable RTL, enabling the development of high-performance inference architectures. In this episode of Chalk Talk, Amelia Dalton chats … Read More → "TensorFlow to RTL with High-Level Synthesis — Cadence Design Systems"
Cadence Celsius Thermal Solver — Cadence Design Systems   Electrical-thermal co-simulation can dramatically improve the system design process, allowing thermal design adaptation to be done much earlier. The Cadence Celsius Thermal Solver is a complete electrical-thermal co-simulation solution for the full hierarchy of electronic systems from ICs to physical enclosures. In this episode of Chalk Talk, Amelia Dalton chats with CT Kao … Read More → "Cadence Celsius Thermal Solver — Cadence Design Systems"
Mom, I Have a Digital Twin? Now You Tell Me? — Cadence Design Systems   Today, one engineer’s “system” is another engineer’s “component.” The complexity of system-level design has skyrocketed with the new wave of intelligent systems. In this world, optimizing electronic system designs requires digital twins, shifting left, virtual platforms, and emulation to sort everything out. In this episode of Chalk Talk, Amelia Dalton chats with Frank … Read More → "Mom, I Have a Digital Twin? Now You Tell Me? — Cadence Design Systems"
Addressing Digital Implementation Challenges with Innovative Machine Learning TechniquesMachine learning is revolutionizing our designs these days with impressive new capabilities. But, have you considered using machine learning to actually create better designs? In this episode of Chalk Talk, Amelia Dalton chats with Rod Metcalf of Cadence Design Systems about how Cadence is using machine learning to help us get more out of our … Read More → "Addressing Digital Implementation Challenges with Innovative Machine Learning Techniques"