Intel Plus Altera

What Would it Mean?

by Kevin Morris and Bruce Kleinman

There has been rampant speculation this week on rumors that Intel is in negotiations to buy Altera - in a deal that should be worth over ten billion, and which would be the largest acquisition in Intel’s history. While neither company is saying anything public yet, there is a substantial amount of information available from which to evaluate the potential impact of such a move and to speculate about the reasons behind it.

We actually predicted this eight months ago in our aptly-named article “When Intel Buys Altera” (subtle title, no?), and the arguments we made back then still apply today. But, with almost another year of progress under our collective belts, we should be able to raise the resolution on our crystal ball considerably. While there has been a considerable amount of press and analyst attention on these rumors, we think the analysts are largely off base. We’ll go into the problems with the analyst theories separately, but, for now, here is our take: 

Also - please note that there has not been any deal announced as of this writing. We are speculating here - caveat emptor.  Read More

Industry News

March 31, 2015

Konekt Launches Kickstarter Campaign for Konekt Dash, an “Internet of Things” Cellular Development Kit that Works Without Wi-Fi

TI introduces industry’s first 18-V multi-channel synchronous buck converter with PMBus™ digital interface

EPSILON-24000™ 26-Port Gigabit Ethernet Switch Targets Rugged Networked Applications

Semtech Announces IP Collaboration with MorethanIP to Support Ethernet at Speeds of 25G, 50G, 100G and 400G

Tektronix Introduces Affordable Arbitrary/Function Generator for Education, Entry-Level Test

Dual Synchronous Step-Down DC/DC Controller with Digital Power System Management & Fast 70ms Start-Up

Test System from Teseq Meets New Immunity Testing Requirements

IAR Embedded Workbench enables ultra-low-power development for new MSP432 MCUs from Texas Instruments

Synopsys Introduces Innovative Visualization Capabilities in LucidShape for Automotive Lighting Design

Imec and sureCore collaborate on SRAM Design IP

Microsemi Extends Leadership in Satellite Electronics with New Radiation Tolerant Telemetry Controller IC Providing Key Functions for Sensor Monitoring, Attitude and Payload Control

STMicroelectronics’ Extended-Temperature-Range Serial EEPROMs Boost Industrial and Smart Lighting Design Flexibility

March 30, 2015

Synopsys Launches High-Performance Embedded Vision Processor IP

March 27, 2015

Bouygues Telecom announces June launch of France’s first “Internet-of-Things” network based on LoRa technology

March 26, 2015

Pentek Introduces Dual Channel Adaptive IF Relay XMC for Commercial and Military Communications

Sidense Increases its Coverage of the Popular 28nm Node

Silicon Labs Pumps Up the Volume for Automotive Infotainment with Scalable Car Radio System Solutions

Microchip’s MOST150 INICs Enable Cost-Effective Smart Antenna Module Coaxial Connectivity to Automotive Control, Audio, Video and Internet Protocol Networks

Industrial Internet Consortium Announces Smart Grid Testbed

March 25, 2015

PrismTech Announces Vortex v1.2, the Latest Version of its Award-Winning Intelligent Data-Sharing Platform for the Internet of Things

GreenPeak Launches Smart PIR Sensor for Smart Home Applications

100V Micropower Voltage Monitors Provide 1.4% Measurement Accuracy for High Voltage Designs

Imec Demonstrates 50GHz Ge Waveguide Electro-Absorption Modulator

Renesas Electronics Europe is the First Semiconductor Supplier to Achieve Full Certification of G3-PLC Modem Solutions for Worldwide Frequency Bands

New Synopsys ASIP Designer Tool Speeds Development of Application-Specific Instruction-Set Processors by 5X

March 24, 2015

60V/4A & 36V/8A Buck-Boost µModule Regulators In 15mm x 15mm BGA Package

Altera and Eutecus Single-chip, FPGA-based Solutions “See” and Provide Intelligent Vision for Smart Cities

Teseq adds 8-channel Arbitrary Waveform Generator to Transient System for All-in-One Automotive Immunity Testing

News Archive

It’s EUV Season Again

Spoiler: No, We’re Not There Yet

by Bryon Moyer

All Modules All the Time

Microchip Takes LoRa and Motion Detection by Storm

by Amelia Dalton

TI MCU Goes 32-Bit

New MSP432 Family is ARM-Based… Of Course

by Jim Turley

HLS is the New Black

Cadence Stratus Ushers In a New Era

by Kevin Morris

Articles Archive


Featured Video

editors' blog

Tanner to Join Mentor: Outsider Gets a Crew

posted by Bryon Moyer

Tanner has always done things its own way. So what will happen when they’re part of Mentor? (Yesterday)

Intel Buying Altera? We Totally Called It.

posted by Kevin Morris

Rumors abound today that Intel is in negotiations to buy Altera - a deal that could be worth over ten billion. If so, it would be the largest acquisition in Intel's history. We have no confirmation from either company that such a deal is in play, but we did a pretty thorough analysis of the situation last June in this article: What do you think? (27-Mar)

New Membranes, ASICs, and Packages for Akustica

posted by Bryon Moyer

Akustica has revamped their microphone designs, announcing two new devices. (26-Mar)

Synopsys and Leading-Edge Litho

posted by Bryon Moyer

Where is Synopsys focused with its advanced lithography efforts? (24-Mar)

Multicore Microcontrollers for IoT and audio

posted by Dick Selwood

XMOS has launched two new families of the xCORE processor, one for the IoT and the other for audio. (23-Mar)

Editors' Blog Archive



Intel Plus Altera

Posted on 03/31/15 at 12:21 PM by kleinman


You are spot-on, Intel's motivation is certainly multi-faceted. No doubt they see Altera's business as highly accretive to revenue, to say nothing of the gross margin dollar contribution.

Kevin and I chose to focus on the datacenter angle for …

Intel Plus Altera

Posted on 03/31/15 at 8:58 AM by dougafpga

Nice analysis, but I hope it's not that simple.
If Intel's alleged interest is a single-minded "hold the (data) centre", then what happens to all the other Altera users who suddenly find they are no longer at the focal point of a new "Intel FPGA division…

It’s EUV Season Again

Posted on 03/30/15 at 9:36 AM by bmoyer

Are you confident that EUV will materialize in a useful timeframe? Or are you making other plans?

A Low-Power Gyro – For Real

Posted on 03/28/15 at 9:42 PM by SteveNordquis4

Cypress as in wacky currency and commodity leverage and high Russian representation, compliance seeks you; got it.

I thought we were going to have those UPS gyros (the ones with 70kg. shatter shields, yes) on exercise bands and make balance balls (thos…

Intel Buying Altera? We Totally Called It.

Posted on 03/28/15 at 7:25 AM by smithtronix

You deservedly should get credit for calling it last year. Of course it should not be a surprise as it really has been an excessively long time in coming. A chronology of technologies leading up to this marriage would be very interesting. Let's just hope …

When Intel Buys Altera

Posted on 03/27/15 at 11:10 PM by kevin

Well, this article seems to have suddenly taken on more relevance. What do you think?

We have just done an update on this topic with a new article:
"Intel Plus Altera - What Would it Mean?"

TI MCU Goes 32-Bit

Posted on 03/25/15 at 9:31 PM by richw42

It's not obvious to me that the free MSPWare includes everything needed, such as a compiler. Why else would it be posed as a component of CCS?

HLS is the New Black

Posted on 03/25/15 at 11:57 AM by TotallyLost

It's been nearly 20 years down this path, nice to see it realized productively with broad acceptance for large projects

It wasn't even 10 years ago while our team was doing FpgaC, that lead companies like Xilinx were openly rude and hostile to the con…

HLS is the New Black

Posted on 03/25/15 at 4:15 AM by dysonwilkes

Nice overview Kevin.

I often wonder if an HLS flow would be able to produce an implementation that has run-time flexibility. Maybe this is a system-level architecture issue: i.e. you compose sets of blocks implemented by HLS and orchestrate them with …

Forum Archive

subscribe to our weekly newsletters

twitter.png   rss.png    googleplus.png    linkedin.png    youtube.png    facebook.png

Featured Chalk Talk

On Demand Archive

chalk talks

Scripted Flows in Vivado Design Suite

When you're using a new tool for the first time, a good GUI is great to have, but once you're up and running and automating a complex design process, scripted flows offer a much more powerful means of controlling your tools. In this episode of Chalk Talk, Amelia Dalton and Ron Plyler of Xilinx explore scripted flows in the Vivado design suite.

Vivado IP Flows

Doing IP-based design can be a major productivity booster for your engineering project. But, your ability to easily use and re-use IP can be severely limited if your design tools don't have robust support for creating the IP flow you want. In this episode of Chalk Talk, Amelia Dalton and Tim Vanevenhoven of Xilinx explain how you can create the perfect IP flow for your design process in the Vivado Design Suite from Xilinx.

MathWorks Connects to Hardware

The Maker movement is exploding right now, and most of the cool projects require doing some math. In this episode of Chalk Talk, Amelia Dalton chats with Amnon Gai of The MathWorks about using the powerful capabilities of MATLAB and Simulink in anything from your next maker hobby project to full-blown industrial designs.

Efficient Product Creation with Allegro and Sigrity Solutions

Being a PCB Expert isn't enough anymore. With today's interconnected systems, you need to design at the product level to be competitive. In this episode of Chalk Talk, Amelia Dalton chats with Hemant Shah of Cadence Design Systems about product design with Cadence's Allegro and Sigrity tools.

Delivering Higher FPGA Utilization & Performance: UltraScale Architecture

Ever notice how hard it can be to get the full utilization that an FPGA datasheet promises? Xilinx is aiming to change all that. In this episode of Chalk Talk, Amelia Dalton talks with Darren Zacher of Xilinx about the new Ultrascale FPGA family, and how the architecture has been optimized for maximum utilization.

Static Timing Analysis and Constraint Validation

Before you can even think about timing closure in your FPGA design, you have to set up timing constraints. But, being sure that you have the right constraints can be a real challenge. In this episode of Chalk Talk, Amelia Dalton chats with Ron Plyler of Xilinx about some powerful new ways to set up and validate timing constraints on your way to timing closure with Xilinx's Vivado tool suite.

FRAM Technology: The Next Generation of Non-volatile Memory for Microcontrollers

FRAM is one of the coolest non-volatile memory technologies to date. And, FRAM combined with microcontrollers is a perfect match. In this episode of Chalk Talk, Amelia Dalton chats with Will Cooper of Texas Instruments about the practical implications of FRAM technology in MCUs.

Chalk Talk Archive

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register