All About Messaging Protocols

What Are the Differences?

by Bryon Moyer

It started with a review a few weeks back of a few stray new (to me) protocols that I was seeing. I did a cursory review of each one and called it good.

It sparked a long discussion on LinkedIn about various protocol capabilities. That discussion suggested to me that another layer of detail was warranted. At that time, I didn’t know what I was in for, or else I might have found something far more tractable to take on, like, oh, squaring a circle or proving Riemann’s Hypothesis.

But no, I blissfully entered the void. You might expect a void to be empty, but this void is overfull; it’s just devoid of structure and clarity. While it’s often said that the Internet of Things (IoT) is in need of standards, the area we’re visiting suffers from too many standards. Each one solves a slightly different problem, so maybe we do need them all, but man… it can be overwhelming to wade through. That’s frankly the intent of this article: to provide some clarity on the different protocols.  Read More


Industry News

April 20, 2015

ADLINK First to Market With Dedicated Media Cloud Server Plus Built-in MediaManager Software for High Performance Transcoding

New ½" Random Incidence Microphone covers more of the human audible range

Saelig Introduces RTSA7500 Real-Time 8/18/27 GHz Spectrum Analyzers

Keysight Technologies to Showcase Semiconductor Parametric, Modeling Solutions at IRPS 2015

Athena and Rambus Cryptography Research Division Announce Solutions to Prevent Advanced Security Threats

Telit GNSS Module Enables High-performance Position Reporting and Navigation Solutions

INTEGRITY Security Services Launches Industry’s First End-to-End Security Solutions for Next-Generation Internet of Things

Avnet Electronics Marketing Releases New Xilinx Kintex UltraScale FPGA DSP Development Kit

April 17, 2015

u-blox tiny surface-mount GNSS global positioning module supports all satellites and concurrent operation

TE Connectivity’s F-Spring Contact FASTON Terminal Combines Low Insertion Force With High Performance

INTEGRITY Security Services (ISS) Chooses Security Innovation as the Strategic Security Partner for “Connected Cars”

April 16, 2015

Microchip Introduces EtherCAT® Slave Controller With Integrated PHYs for Industrial Ethernet and Internet of Things Applications

Renesas Electronics Introduces Development Environment that Increases the Performance of Systems Based on RL78 Family of Microcontrollers

April 15, 2015

Avnet Announces Winners of 10th Annual Avnet Tech Games

EnSilica launches eSi-3260 processor core with comprehensive SIMD DSP extensions targeting IoT sensing nodes and always-on applications

Cypress Enables Fast and Easy Bluetooth Low Energy Connectivity With Fully-Certified, Small-Form-Factor Bluetooth Smart Module

Infineon Drives Advancement of Networked Industrial Automation: New XMC4800 Microcontrollers with EtherCAT® Technology Support Industry 4.0

60V Dual Output Synchronous Step-Down Controller with Adjustable 5V to 10V Gate Drive Draws Only 29µA in Standby

ams’ unveils specialty sensor technology portfolio optimized for IoT applications

April 14, 2015

High-Temperature, Flexible Splice Kits Help Deliver Environmental and EMI Protection

MAZeT Presents Complex User-Specific Embedded Systems – More than just Standard Technology

New Molex High-Speed Low-Loss Flex Circuit Assemblies Deploy DuPont™ Pyralux® TK Flexible Circuit Material

BMW Implements Microchip’s MOST® Technology to Power New BMW 2 Series Active Tourer Model’s Infotainment System

Richland Technologies Announces Safety-Critical OpenGL Graphics Drivers Supporting Advanced Multicore Processing Capabilities of Green Hills Software’s INTEGRITY-178 tuMP Real-Time Operating System

World's first fully integrated NFC & EPC Gen2V2 dual-frequency RFID solution from EM Microelectronic

April 13, 2015

Evaluate Industrial Sensors Faster With First Quad IO-LINK® Master Reference Design

QuickLogic Introduces New ArcticLink 3 S2 LP - Lowest Power Programmable Sensor Hub in the Industry

Wind River and MathWorks Integrate Leading Simulation Technologies for Advanced Model-Based Design

News Archive

Robotics for You and Me

Element14 Raises the Robot Bar

by Amelia Dalton

ARTEMIS is Dead – Long Live ECSEL

The changing role of European Funding for Embedded Systems R&D

by Dick Selwood

A Dialog with Imagination

Two Companies Want You to Wear Their Chips

by Jim Turley

FPGAs in Space

Microsemi Launches New Space-bound Family

by Kevin Morris

Articles Archive

 

Featured Video

editors' blog

Message Protocols: Data-Centric vs. Data-Centric

posted by Bryon Moyer

What does it mean for a messaging protocol to be “data-centric”? (Yesterday)

AMD Pulls the Plug on SeaMicro

posted by Jim Turley

Three years after spending $334 million to acquire SeaMicro, AMD has shuttered the entire unit and killed off the brand name and all of its products. (17-Apr)

Getting Onto the IoT

posted by Bryon Moyer

The barriers to entry into the Internet of Things can be steep – especially if you’re a small company. Kits and platforms can simplify things. (16-Apr)

Optimizing at the Cellphone Antenna

posted by Bryon Moyer

Imec presented some results at ISSCC that sounded at first blush like a MEMS topic we’ve discussed before. Turns out it’s not quite that simple. (14-Apr)

Intel Altera Deal Off?

posted by Kevin Morris

Multiple financial news sources are reporting today that talks between Intel and Altera have ended... (9-Apr)

Editors' Blog Archive

 

forum

All About Messaging Protocols

Posted on 04/20/15 at 10:01 AM by bmoyer

bmoyer
We covered a lot of messaging protocols (and associated concepts here). Would these cover your needs, or are there still unmet needs?

Instruments for the Black-Turtleneck Crowd

Posted on 04/18/15 at 9:26 AM by MartinKing

Somewhat blinkered view of how great the software is though sad Sadly the releases are generally only ever BETA releases with minor cosmetic changes and bug fixes, never any major feature implementations. The software is useless for reverse engineering un…

At Least This Time It Was OUR OWN Barbarians

Posted on 04/16/15 at 12:29 PM by TotallyLost

TotallyLost
The "Holy Shit" is every flaw/backdoor they use, will be reverse engineered and directed against us. And our home team isn't helping close those newly discovered back doors (attack vectors) to protect us.

4-Channel Analog Front End Solution

Posted on 04/15/15 at 2:15 PM by rseedle

Where is the white paper on the 4-Channel Analog Front End Solution ?

Randy

Intel Altera Deal Off?

Posted on 04/14/15 at 4:28 PM by TotallyLost

TotallyLost
For the reason's posted under "Intel Plus Altera
What Would it Mean?" ... Intel simply doesn't need Altera, or Xilinx IP.

Everything that is important they will need to engineer themselves anyway, and that isn't very much. A co-processor FPGA fabric i…

Intel Plus Altera

Posted on 04/14/15 at 3:37 PM by TotallyLost

TotallyLost
Actually, an excellent highly optimized co-processor FPGA for software algorithms is a very different beast than your typical Xilinx or Altera FPGA. It's doesn't need IO's, other than a clean coherent L2 cache interface, and some mailbox interrupts in bot…

The Vision Thing

Posted on 04/14/15 at 3:10 PM by rcousins

Thanks for the article, Jim. It's especially exciting to see what companies like Xilinx are doing with embedded vision in the area of SoCs and accelerating image processing algorithms via hardware. With the growth of expectations and features common to mo…

Revamped Digital IC Flow

Posted on 04/13/15 at 10:41 AM by bmoyer

bmoyer
What are your concerns about next-gen digital design? Does Innovus address them?

Put an FPGA IN It

Posted on 04/09/15 at 9:10 PM by garydpdx

garydpdx
A French company called Menta has a similar technology, an FPGA as IP block in an ASIC.

Forum Archive

subscribe to our weekly newsletters

twitter.png   rss.png    googleplus.png    linkedin.png    youtube.png    facebook.png



Featured Chalk Talk

On Demand Archive

chalk talks

Vivado IP Integrator

Even the best "plug and play" IP blocks are far from fool-proof. One of the most challenging aspects of IP-based design can be getting the blocks stitched together properly, making sure you have the right version of all the IP blocks, and confirming the configuration of your whole design. In this episode of Chalk Talk, Amelia Dalton chats with Tim Vanevenhoven about the powerful correct-by-construction automation built into the IP Integrator in Vivado Design Suite from Xilinx. IP Integrator seriously raises the bar on automation of IP-based design.

Mixed Signal Verification: The Long and Winding Road

Verification of your mixed-signal design can be a nightmare, with clashing disciplines and engineering cultures, and challenging use-case requirements. In this episode of Chalk Talk, Amelia Dalton chats with Steve Carlson of Cadence Design Systems about a comprehensive approach to mixed-signal system verification.

Vivado In-System Debug

Today's complex FPGA designs can be challenging to debug. If you're debugging in hardware, you need both visibility and control of what's going on inside your chip. In this episode of Chalk Talk, Amelia Dalton talks to Ron Plyler of Xilinx about doing hardware debug in Xilinx's Vivado tool suite.

4-Channel Analog Front End Solution

Designing the analog front end for any project can be a time-consuming engineering task. And, without a lot of analog expertise, many of us will face some tricky engineering challenges. In this episode of Chalk Talk, Amelia Dalton chats with Bill Laumeister of Maxim Integrated about a new analog front end (AFE) that both simplifies and improves the design of many analog front ends.

Architecture Matters: Three Architectural Insights for SoC FPGAs

New devices that combine the power and flexiblility of FPGAs and conventional processors on a single chip represent a breakthrough in capability. But, understanding the complex architecture of these sophisticated components requires us to look under the hood to see how the architecture fits our design requirements, and how to choose the right chip for our application. In this episode of Chalk Talk, Amelia Dalton talks with Todd Koelling of Altera about what to look for in the architecture of your SoC FPGA.

Physically Aware Synthesis Techniques to Lower Power, Improve Timing, Congestion & Correlation

Synthesis is the single most important step in creating a high-quality implementation of our design. But, we can't expect our synthesis tool to produce the best results without considering the very important effects of routing delay introduced by placement and routing. In this episode of Chalk Talk, Amelia Dalton talks with David Stratman of Cadence about how to apply physically-aware synthesis techniques to improve the overall quality of your design.

PADS VX: Redefining Productivity

When it comes to PCB Design, the giant companies don't get ALL the cool toys. Desktop design tools are now getting impressive capabilities that rival their enterprise-scale big brothers. In this episode of Chalk Talk, Amelia Dalton talks with Jim Martens of Mentor Graphics about the new PADS VX and the impressive capabilities it brings to desktop electronic design.

Chalk Talk Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register