Racing Electronics
One of the perks of writing about electronics is that you get to see some really cool stuff. And while motor racing is not at the top of my list of enthusiasms, an invitation by Freescale to visit the McLaren Technology Centre was just too good to pass up. Besides which, it turned my fellow hacks on EE Journal green with envy: there are some real petrol heads, including a race driver and a Formula 1 Fanatic.
The reason for the invitation is that Freescale’s processors are the intelligence in the engine control units (ECU) that McLaren supplies, on an exclusive basis, to the IndyCar, NASCAR and Formula 1 (F1) racing series. Read More
Industry News
May 16, 2012
3M Technology Enables Ultra Low Power All-in-One Smart Zero Client from HP
Advantech MI/O-Compact SBC MIO-5250 Powered by Intel® Atom™ Ultra Low Power Dual Core Processor
Alpha Data Releases NEW High-Performance Kintex-7 FPGA Based XMC Card
EVE Unveils 10-Gigabit Ethernet Validation Platform
VideoPoster-III from Distec Displays Images and Full-HD Videos
Carbon Design Systems Unveils Off-the-Shelf Performance Analysis for ARM Cortex-A Processors
EVE Adds New Applications for Leading SoC Emulation Platform Environment
RFFM7600 5.0V, 2.5GHz TO 2.7GHz High Power Front End Module
IC Manage Releases 4th Annual Global Design Management Survey Results
New IC-output optocouplers from Renesas Electronics with extra-long creepage distance of 14.5 mm
May 15, 2012
Molex Unveils Two New Versions in its Premo-Flex™ Line of Jumpers
Forte’s SystemC High-Level Synthesis Licensed by HighIP Design Company
Digi-Key Corporation and T-Global Technology Sign Global Distribution Agreement
Crucial LRDIMM Server Memory Now Available To Support New Intel Xeon Processor E5 Family
Cadence Introduces New NVM Express IP Solutions for Solid State Storage Applications
May 14, 2012
New Release of ITTIA DB SQL Offers More Choice to Embedded/Mobile Software Developers
Sigrity Introduces XcitePI Chip IO Interconnect Model Extraction and Assessment Tool
Chomerics Europe starts production at its advanced shielded cast window manufacturing cell
Satin Technologies to Introduce Automated Design Monitoring at DAC 2012
MIPS Plants a New Family Tree
“Aptiv” Line of Processors: the Start of a New Generation
The Process of Process Tracking
Satin Attempts to Corral a Recalcitrant Beast
Springtime in the SoC
Audio IP, Static Analysis and Board Member Switch-a-roo
An EDA Foil Hat
iROC Attacks Cosmic Attacks
editors' blog
Cadence Supports NVMe
Last year’s new standard for connecting non-volatile memory via PCIe is now available in IP from Cadence. (Yesterday)
Graphene Quilts
UC Riverside researchers come up with a way to remove heat from GaN circuits. (10-May)
Powering Up Power Analysis
Apache addresses power analysis of 3D ICs and sub-20-nm behemoth chips. (8-May)
FPGA Prototype Debug Access
Synopsys tries to ease the tradeoff between trace capture speed and FPGA resource utilization. (7-May)
The New (Pro)Vocative
The New (Pro)Vocative @Readers: There’s a new way to be cool: constantly show the world that you use Twitter or know people that use Twitter or just notice that @ sign all over the place and figured out how to use it. 1 (7-May)
forum
Racing Electronics
Posted on 05/16/12 at 1:22 PM by Jim Turley
MIPS Plants a New Family Tree
Posted on 05/15/12 at 5:17 PM by kevin
The Process of Process Tracking
Posted on 05/15/12 at 3:01 PM by Jim Turley
Oh, wait... It's Satin, not Satan.
Never mind.
MIPS Plants a New Family Tree
Posted on 05/15/12 at 2:59 PM by Jim Turley
MIPS Plants a New Family Tree
Posted on 05/15/12 at 11:25 AM by kevin
MIPS could now come out with a series of passive comp…
The Process of Process Tracking
Posted on 05/14/12 at 1:25 PM by bmoyer
Springtime in the SoC
Posted on 05/12/12 at 2:23 AM by caccolillou
Thanks to its accelerometers I could measure every aspect about one's strides.
The low power fram could be used to log every aspect of your performances (strides made,speed,envir…
Springtime in the SoC
Posted on 05/11/12 at 1:58 PM by amelia
subscribe to our weekly newsletters
Turning an oscilloscope into a logic analyzer (Yesterday)
Scientists make Wi-Fi twenty times faster (Yesterday)
Controlling a 2012 robot with a 1983 notebook PC (Yesterday)
And the Privacy Invasion Award goes to … (Yesterday)
A bit of classic Feynman 1 (15-May)
On Demand
Jump-Start Software Development with the SoC FPGA Virtual Target
Secure Foundations
White Paper sponsored by Microsemi
Supporting Digital Television Trends with Next-Generation FPGAs
White Paper sponsored by Altera
MachXO2 Family
Data Sheet sponsored by Lattice
Reducing Power Consumption and Increasing Bandwidth on 28nm FPGAs
White Paper sponsored by Altera
Make Music and More with Low-Cost, Low-Power CPLD Dev Kit
Embedded Signal Processing Capabilities of the LatticeECP3 sysDSP Block
White Paper sponsored by Lattice
Smartphone and Tablet Accessory Design
Chalk Talk sponsored by Mouser
Optimize Your 28-nm FPGA Design for Maximum Performance
Microchip's Accessory Framework for Android(tm)
White Paper sponsored by Mouser
Next Generation System Design – Platforms versus Tool-Chains
White Paper sponsored by Altium
Evolving the Coverage-Driven Verification Flow
White Paper sponsored by Mentor Graphics
Automotive Top Ten: Ten Points to Consider When Using Logic in Your Next Automotive Design
White Paper sponsored by Microsemi
chalk talks
Timing Closure in FPGA Designs Made Easy with PlanAhead
In this episode of Chalk TalkHD Amelia chats with Frederic Rivoallon of Xilinx and they attempt to unravel the mysteries of timing closure and reveal that yes, you can get timing closure right the first time in your next design.
Chalk Talk sponsored by Xilinx
IP and Process Solutions for Energy-efficient PMICs
In this episode of Chalk TalkHD Amelia chats with Ravi Mahatme from ARM and King Ou from GLOBALFOUNDRIES about how IP and process solutions can help solve our power management problems.
Chalk Talk sponsored by ARM
Integrated Power and System Management
In this episode of Chalk TalkHD Amelia chats with Shyam Chandra of Lattice Semiconductor about an integrated approach to system and power management that will lighten your design load, improve your overall system design, and probably lower your total cost at the same time.
Chalk Talk sponsored by Lattice
Maximize Design Productivity With PCIe/104 FPGA/Processor
In this episode of Chalk TalkHD Amelia chats with Christine Van De Graaf of Kontron, who explain how Kontron is incorporating pre-made, small form factor boards, a high-performance embedded processor programmable logic into their new MSMST board and how we can get started designing with one.
Chalk Talk sponsored by Kontron
Digital Predistortion for Base Station Power Amplifiers
In this episode of our new Chalk TalkHD series, Amelia Dalton talks to Todd Nelson from Linear Technology about how digital predistortion (DPD) can be used to save millions of dollars worth of power in base station designs. DPD is simple to apply, and has a dramatic impact on the power amplifier - the most power-hungry part of modern base stations. In this Chalk TalkHD you'll hear how DPD works and how you can apply it to your next design.
Chalk Talk sponsored by Linear Technology