Subscribe Now


Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.

 
 

Cadence Blog – Latest Posts

This Week in CFD
Hard to believe it's already December and 11/12ths of a year's worth of CFD is behind us. And with the holidays looming, it's uncertain how many more editions of This Week in CFD are...
Dec 3, 2021
DAC Preview
The annual Design Automation Conference (DAC) is coming up December 5th to 9th, next week. It is in-person in San Francisco's Moscone Center West. It will be available virtually from December...
Dec 3, 2021
ASCENT: Managing Designs with Evolving Libraries
Components, or parts, are the basic building blocks of a PCB design. It is of utmost importance that the components present in the design, their graphics, electrical, and part definitions, match the...
Dec 3, 2021
Virtuoso Video Diary: Knowledge Booster Training Bytes – Part 12 - Using Quview and Connectivity Checker in Quantus
Another six months have passed since we posted our last blog on Layout Verification. We are now happy to introduce some new videos around this topic especially around the next generation parasitic...
Dec 2, 2021
Commemorating Our Veterans During Veterans Day
Creating an environment of respect and appreciation for one another is a core element of Cadence’s culture. On Veterans Day, and all month long, we showed our gratitude for our Veteran employees,...
Dec 2, 2021
November Update: Automotive, Graviton 3, Images, New Fab, and More
Because of the Thanksgiving break (and me taking the whole week off), I skipped the regular November Update post, but suddenly there is so much semiconductor news that I'm doing it out of band...
Dec 2, 2021
Unsteady Simulation Of Hydraulic Turbines, Vortex Cores Display And Much More In Omnis Version 5.2
The newest release of the Cadence Omnis CFD environment is available now and brings better project and file management, more geometry repair tools, multi-block structured meshing and faster Turbo and...
Dec 2, 2021
System Analysis Knowledge Bytes: SPEEDEM Gets a New Home in Layout Workbench
The System Analysis Knowledge Bytes blog series explores the capabilities and potential of the System Analysis tools offered by Cadence®. In addition to providing insight into the useful...
Dec 2, 2021

 

Chalk Talks Featuring Cadence

Machine-Learning Optimized Chip Design -- Cadence Design Systems
New applications and technology are driving demand for even more compute and functionality in the devices we use every day. System on chip (SoC) designs are quickly migrating to new process nodes, and rapidly growing in size and complexity. In this episode of Chalk Talk, Amelia Dalton chats with Rod Metcalfe about how machine learning combined with distributed computing offers new capabilities to automate and scale RTL to GDS chip implementation flows, enabling design teams to support more, and increasingly complex, SoC projects.
Oct 14, 2021
7,015 views
Cloud Computing for Electronic Design (Are We There Yet?)
When your project is at crunch time, a shortage of server capacity can bring your schedule to a crawl. But, the rest of the year, having a bunch of extra servers sitting around idle can be extremely expensive. Cloud-based EDA lets you have exactly the compute resources you need, when you need them. In this episode of Chalk Talk, Amelia Dalton chats with Craig Johnson of Cadence Design Systems about Cadence’s cloud-based EDA solutions.
May 8, 2020
53,119 views
TensorFlow to RTL with High-Level Synthesis
Bridging the gap from the AI and data science world to the RTL and hardware design world can be challenging. High-level synthesis (HLS) can provide a mechanism to get from AI frameworks like TensorFlow into synthesizable RTL, enabling the development of high-performance inference architectures. In this episode of Chalk Talk, Amelia Dalton chats with Dave Apte of Cadence Design Systems about doing AI design with HLS.
Apr 17, 2020
49,084 views
Cadence Celsius Thermal Solver
Electrical-thermal co-simulation can dramatically improve the system design process, allowing thermal design adaptation to be done much earlier. The Cadence Celsius Thermal Solver is a complete electrical-thermal co-simulation solution for the full hierarchy of electronic systems from ICs to physical enclosures. In this episode of Chalk Talk, Amelia Dalton chats with CT Kao of Cadence Design Systems about how the Celsius Thermal Solver can help detect and mitigate thermal issues early in the design process.
Apr 13, 2020
41,322 views

 

Featured Content from Cadence

featured video
Emulation and Prototyping to Accelerate Your Product Development Process
Validate your most sophisticated SoC designs before silicon and stay on schedule. Full system verification and early software development is possible with Cadence Palladium and Protium Dynamic Duo for IP/SoC verification, hardware and software regressions, full system verification, and early software development.
Nov 15, 2021
14,575 views
featured video
Design Low-Energy Audio/Voice Capability for Hearables, Wearables & Always-On Devices
Designing an always-on system that needs to conserve battery life? Need to also include hands-free voice control for your users? Watch this video to learn how you can reduce the energy consumption of devices with small batteries and provide a solution for a greener world with the Cadence® Tensilica® HiFi 1 DSP family.
Nov 10, 2021
18,719 views
featured video
Integrity 3D-IC: Industry’s First Fully Integrated 3D-IC Platform
3D stacking of ICs is emerging as a preferred solution for chip designers facing a slowdown in Moore’s Law and the rising costs of advanced nodes. However, chip stacking creates new complexities, with extra considerations required for the mechanical, electrical, and thermal aspects of the whole stacked system. Watch this video for an overview of Cadence® Integrity™ 3D-IC, a comprehensive platform for 3D planning, implementation, and system analysis, enabling system-driven PPA for multi-chiplet designs.
Nov 5, 2021
22,916 views
featured paper
3D-IC Design Challenges and Requirements
3D-ICs are expected to have a broad impact on networking, graphics, AI/ML, and high-performance computing. While there’s interest in 3D-ICs, it’s still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this white paper to learn about 3D integration and packaging of multiple stacked dies, design challenges, ecosystem requirements, and needed solutions.
Nov 4, 2021