industry news
Subscribe Now

CacheQ’s New Compiler Supports Multi-Threading CPU Acceleration, Enables Software Developers to “Write Once, Accelerate Anywhere”

486% Speedup Over Single-Thread Execution on x86 with 12 Cores; 400% Faster than Single-Threaded GCC on Apple M1 with Eight Cores

LOS GATOS, Calif., May 25, 2021 (GLOBE NEWSWIRE) — CacheQ Systems, Inc., a leader in compiler tools for heterogeneous compute systems, today announced support for multi-threading acceleration for CPUs with multiple physical cores through its new compiler, offering software developers the ability to “write once, accelerate anywhere.”

A feature of the CacheQ Compiler Collection, the compiler eliminates manual code rewriting and the use of threading libraries or complex parallel execution APIs such as OpenMP or MPI. It takes single-threaded C code and generates executables that can run on CPUs, leveraging many physical x86 cores with or without hyperthreading, as well as Arm and RISC-V cores.

Using CacheQ’s flexible compiler, users generate code for multicore processors on the same or different architectures and benchmark usage with runtime variables. They can add to the hardware for ultimate performance and power usage or reduce the number of cores and allocate other processes to achieve more optimal performance per watt of power consumed.

The result is a speedup of more than 486% over single-thread execution on X86 processors with 12 logical cores, based on benchmarks from the Black Scholes financial algorithm that simulates human behavior in stock trading. An Apple M1 processor with eight Arm cores is 400% faster than the single-threaded GNU Compiler Collection (GCC).

“This is a game changer for software developers to take full advantage of parallel processing power without spending years learning to code with OpenMP or MPI,” remarks Clay Johnson, CEO of CacheQ Systems. “They can accelerate a single-thread algorithm with our tools to quickly compile and target any CPU with two or more cores.”

The CacheQ Compiler Collection
CacheQ enables software developers to easily develop and deploy custom hardware accelerators for heterogeneous compute systems including FPGAs, CPUs and GPUs. Its CacheQ Compiler Collection is modelled after the GCC tool suite, including a user interface similar to common open-source compilers. Because it requires limited code modification, development time is shortened and system quality improved.

The tool suite enables compilation, linting and error detection, performance prediction, profiling, debug and visualization of the generated virtual engine. It supports target hardware including single and multicore processors, as well as heterogeneous compute systems with FPGA accelerators connected to x86 and Arm processors.

The CacheQ Compiler Collection supports C code and C++ through “hybrid” access of an exported function call.

Additional Benchmarks
Additional benchmarks of the CacheQ Compiler Collection highlight its ability to span high-end servers and consumer electronic devices. Execution of the M1 processor with two cores outperformed the x86 chip with 11 cores, demonstrating a cost-per-watt advantage. The Apple M1 processor with four cores performed 210% faster than the x86 with 12 cores. Overall, it performed approximately 1,476% faster than the single-threaded GCC running on x86 using the CacheQ Compiler Collection.

All simulations were performed on the same code compiled for different targets. Benchmarks were performed on an Intel i7-8700k x86 CPU running at 3.7GHz with six physical cores and hyperthreading for 12 logical cores available running Ubuntu 18.04. Apple M1 benchmarks were captured with a Parallels VM running native Arm Ubuntu 20.04 image.

Availability and Pricing
The CacheQ compiler tools are shipping now through a limited access program. Pricing is available on request.

Visit the CacheQ website for additional information or to view a brief video on the new multicore compiler technology. Requests for more information should be sent to

About CacheQ Systems
CacheQ Systems, headquartered in Los Gatos, Calif., with a development center in Longmont, Colo., was founded in 2018 to develop compiler technology that brings acceleration technology to developers with little to no hardware-specific modifications or pragmas.

Leave a Reply

featured blogs
Jun 1, 2023
Cadence was a proud sponsor of the SEMINATEC 2023 conference, held at the University of Campinas in Brazil from March 29-31, 2023. This conference brings together industry representatives, academia, research and development centers, government organizations, and students to d...
Jun 1, 2023
In honor of Pride Month, members of our Synopsys PRIDE employee resource group (ERG) share thoughtful lessons on becoming an LGBTQIA+ ally and more. The post Pride Month 2023: Thoughtful Lessons from the Synopsys PRIDE ERG appeared first on New Horizons for Chip Design....
May 8, 2023
If you are planning on traveling to Turkey in the not-so-distant future, then I have a favor to ask....

featured video

Synopsys Solution for RTL to Signoff Power Analysis

Sponsored by Synopsys

Synopsys’ industry-leading power analysis solution built on PrimePower technology that enables early RTL exploration, low power implementation and power signoff for design of energy-efficient SoCs.

Learn more about Synopsys’ Energy-Efficient SoCs Solutions

featured paper

EC Solver Tech Brief

Sponsored by Cadence Design Systems

The Cadence® Celsius™ EC Solver supports electronics system designers in managing the most challenging thermal/electronic cooling problems quickly and accurately. By utilizing a powerful computational engine and meshing technology, designers can model and analyze the fluid flow and heat transfer of even the most complex electronic system and ensure the electronic cooling system is reliable.

Click to read more

featured chalk talk

Telematics, Connectivity & Infotainment Integration Made Easy
Today’s automotive designs must contend with a variety of challenges including scalability, security, software integration and the increased use of different radio technologies. In this episode of Chalk Talk, Fredrik Lonegard from u-blox, Patrick Stilwell from NXP and Amelia Dalton explore how the use of modules can help address a variety of automotive design challenges and the benefits that ublox’s JODY-W3 host-based modules can bring to your next automotive application.
Apr 4, 2023