Testing Out the Rules

Sage DA Automates Design Rule Test Creation

by Bryon Moyer

It wasn’t too long ago that we took a look at a new tool from Sage DA that could be used to create design rules in an automated fashion so that the resulting rules will be clean and consistent. It also provided a way to iron out any ambiguities in a design rule manual.

For those of you less deeply embedded in this space, what we’re talking about here is the ability to check a new chip design’s layout to make sure it doesn’t violate manufacturing rules. In order to be able to do that, we need to have a set of rules to test whether a specific IC meets the constraints of a given process. That way you ensure that no lines are too thin or spaces too narrow. (Oi, if only it were that simple.)  Read More


latest news

April 23, 2014

UMC Certifies Synopsys IC Validator Physical Verification Tool for 28 nm

Synopsys' New ProtoCompiler Software Speeds Time to First Prototype by Up to 3X

April 22, 2014

Cadence to Expand Verification Solution with Acquisition of Jasper Design Automation

April 18, 2014

Agilent Technologies Announces Certification of HDMI 2.0 Test Solution for HDMI 2.0 Compliance Test, With Widest Coverage of Test Items

April 17, 2014

Tanner EDA Announces All-New Digital Place and Route Tool in Release v16.1 of HiPer Silicon Design Suite

Altium Joins AUTomotive Open System ARchitecture

April 16, 2014

ATopTech’s Aprisa and Apogee Physical Implementation Tools Certified by TSMC for V1.0 16nm FinFET Process

Agilent Technologies Offers First User-Extensible Recorder Application for Real-Time Spectrum Analyzers

51st Design Automation Conference (DAC) to Debut Automotive Systems and Software Track

April 15, 2014

ASSET's SourcePoint debug and trace tool accelerates software debug of µC/OS - II code

Mentor Graphics Design and Verification Tools Certified for TSMC 16nm FinFET Production

Coverity Scan Report Finds Open Source Software Quality Outpaces Proprietary Code for the First Time

Zuken gives CADSTAR users a productivity boost with new high-speed routing features

Cadence Digital and Custom/Analog Tools Achieve TSMC V1.0 DRM Certification for 16nm FinFET Process

April 14, 2014

TSMC Certifies Synopsys Digital and Custom Solution for V1.0 N16 Process

EDA News Archive

New Approaches to Old Problems

A Hot DATE in Dresden

by Dick Selwood

Exposed by Tools

The Dark Side of Reporting Features

by Bryon Moyer

Board Revolution

Part 2 - Mentor Xpedition

by Kevin Morris

Board Revolution

Part 1 - Cadence Allegro TimingVision

by Kevin Morris

Signing Off on Standards

Do Standards Always Make Sense?

by Bryon Moyer

EDA Article Archive

 

Editors' Blog

New SEMulator 3D Announced

posted by Bryon Moyer

Coventor has released its next edition of their semiconductor process modeling tool. (16-Apr)

IC Compiler Reinvented

posted by Bryon Moyer

Synopsys has redone its flagship IC implementation tools from the ground up. (10-Apr)

Cleaning Up the Verification Shop

posted by Bryon Moyer

You know how it is: you go buy this company and set it over here, and then you buy that company and you find room for it over there, and, well, eventually the room is a mess. Time to clean up. (27-Mar)

Ban Power Consumption

posted by Bryon Moyer

When you think about it, “power consumption” makes no sense as a concept. This is for those of you that like to choose your words precisely. (26-Mar)

Emulation: 3B Gates, 3 MHz

posted by Bryon Moyer

Synopsys announces ZeBu 3, the first milestone since acquiring EVE. (19-Mar)

EDA Editors' Blog Archive

forum

Attack of the Tiny Terrors

Posted on 04/23/14 at 6:10 PM by Jim Turley

Jim Turley
Very true. And Actel (now Microsemi) has something similar. Farther back, Scenix did all of its peripherals in software; there were no "real" peripherals at all, just code.

CEO For a Day

Posted on 04/23/14 at 6:08 PM by Jim Turley

Jim Turley
Think you've got what it takes to be a Silicon Valley CEO? Let's hear it.

Communications Out of Thin Air

Posted on 04/23/14 at 1:24 PM by bmoyer

bmoyer
Just to clarify something that comes up frequently in your comments, I never intended to assert that this was specifically energy-free. The point is that the system doesn't have to generate the radiated signal - it bounces the existing one. It, of course,…

EDA Forum Archive

subscribe to our eda newsletter



On Demand

Understand USB Controllers and Their Performance Specs

Comparing 3D Memory Solutions and Their Market Applications

Scripted Flows in Vivado Design Suite

The Exploding Variety of New Interfaces for Mobile SoCs

Vivado Design Suite: Integrated Design Environment

Rigid-Flex and Embedded Components

Verify Design Performance with PADS Best-in-Class Simulation and Analysis

Maximize Your Power and Efficiency with PADS Interactive Placement and Routing

Cadence Low Power Solution - RTL to GDSII Low Power Design

Routing Interfaces Quickly & Efficiently on PCBs

Overcome the Challenges of Highly Constrained Designs

Cadence Tempus Timing Signoff Solution

Building a New Type of IP Factory

100G Ethernet Packet Parsing with Spacetime

It's the Software, Silly! - Success with FPGA-based Prototyping

How To Save 99% on Your Next Mixed Signal ASIC Design (part 2 of a 3-part series)

DO-254 Requirements Traceability with Spec-TRACER

Low-Power Estimation & Verification With ZeBu

Beyond Physical: Solving High-end FPGA Design Challenges

Fast, Efficient RTL Debug for Programmable Logic Designs

EDA On Demand Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register