Cramming Moore Components

Moore’s Law Turns Fifty

by Kevin Morris

It’s been a half-century since Gordon Moore published “Cramming More Components Onto Integrated Circuits” in the April 19, 1965 edition of Electronics Magazine. It was another five years before Carver Mead dubbed Moore’s prediction in that article - about progress in integrated circuit density - “Moore’s Law,” and another five years after that before Moore revised his original “doubling every year” prediction to “doubling every two years.” At its simplest level, then, Moore’s Law predicts that the number of transistors that can be fabricated on a single chip will double every two years.

The fifty years that have followed that prophetic piece have seen nothing short of the most amazing advances in human history. Moore originally predicted that the trend would continue for “at least ten years,” but the exponential he foresaw has held almost miraculously steady for five times that long. Some would say that Moore brought incredible insight with his prediction. Others would say he was lucky. Still others would claim that this is an example of self-fulfilling prophecy. Whatever the case, the profound impact of that one metric - “number of transistors on a single chip” - on just about every aspect of our global society is almost unfathomable.  Read More

latest news

April 21, 2015

ASSET enhances software debug and hardware validation tools for Intel® Broadwell-DE microarchitecture

“Thursday is Training Day” at the 52nd Design Automation Conference

Synopsys' Modeling of 10-nanometer Parasitic Variation Effects Ratified by Open-Source Standards Board

Cadence Expands OrCAD PCB Portfolio with New Products and Technologies to Enable Faster Product Creation

April 13, 2015

Wind River and MathWorks Integrate Leading Simulation Technologies for Advanced Model-Based Design

April 09, 2015

Zuken Joins Automotive Industry Leaders to Address Sector Challenges

April 08, 2015

Synopsys Announces Immediate Availability of Broad Portfolio of Silicon-Proven IP for TSMC 16-nm FinFET Plus Processes

April 07, 2015

Keysight Technologies’ New ADS PCI Express, USB Compliance Test Benches Solve Simulation-Measurement Correlation Challenge Unique Solution Helps Customers Gain PCI Express, USB Insights

Cadence Digital and Custom/Analog Tools Achieve TSMC Certification for 10nm FinFET Early Design Starts

April 06, 2015

TSMC Certifies Synopsys Design Tools for 16-nm FinFET Plus Production and for 10-nm Early Design Starts

TSMC Certifies Mentor Graphics Tools for Early Design Start in TSMC’s 10nm FinFET Technology

ATopTech Collaborates with TSMC on 10nm Automatic Place and Route Design Enablement and Tool Certification

March 31, 2015

Tektronix Introduces Affordable Arbitrary/Function Generator for Education, Entry-Level Test

March 25, 2015

New Synopsys ASIP Designer Tool Speeds Development of Application-Specific Instruction-Set Processors by 5X

March 24, 2015

Tektronix Unveils 45 GHz Optical Modulation Analyzer for 400G Communications Testing

EDA News Archive

ARTEMIS is Dead – Long Live ECSEL

The changing role of European Funding for Embedded Systems R&D

by Dick Selwood

Revamped Digital IC Flow

Cadence Launches Innovus

by Bryon Moyer

RTL Roundup

Taming the Wild West of EDA Design with OneSpin

by Amelia Dalton

HLS is the New Black

Cadence Stratus Ushers In a New Era

by Kevin Morris

32 Flavors of PCB Software

Altium Brings the Goods to Makers, Startups, and Engineers Alike

by Amelia Dalton

EDA Article Archive


Editors' Blog

Driving ADAS

posted by Dick Selwood

ARM is working to provide support for safe automotive systems (23-Apr)

Requirements Modeling and Simulation

posted by Bryon Moyer

Argosim’s new STIMULUS tool is intended to make sure requirements are solid before someone starts building from them. (2-Apr)

Tanner to Join Mentor: Outsider Gets a Crew

posted by Bryon Moyer

Tanner has always done things its own way. So what will happen when they’re part of Mentor? (31-Mar)

Synopsys and Leading-Edge Litho

posted by Bryon Moyer

Where is Synopsys focused with its advanced lithography efforts? (24-Mar)

Universal Verification Stimulus Format

posted by Bryon Moyer

Accellera is embarking on a project to unify stimulus formats so that stimulus can be ported across scopes and platforms. (13-Mar)

EDA Editors' Blog Archive


A Circuit Board for the Bees

Posted on 04/23/15 at 10:13 AM by bmoyer

Do you see compostable boards in your future?

Cramming Moore Components

Posted on 04/23/15 at 2:02 AM by Reiner

I agree with the statement, that Moore’s Law is slowing to a long and expensive end. However, Moore’s Law has also a long and expensive history.

The amount of intelligence we’ve been able to pack into inanimate objects has not always paralleled Moore’s…

Photographer catches his camera drone moments before it crash-lands in the ocean

Posted on 04/22/15 at 11:06 AM by kevin

I'm unsure. Some things make me suspect it could be staged:

- The camera is conveniently pointed at the guy the whole time. That would make it much easier if someone else were flying it to have it arrive at exactly the right time for him to catch it.

EDA Forum Archive

subscribe to our eda newsletter

On Demand

Cadence Perspec System Verifier SW Driven SoC Verification Automation

Mixed Signal Verification: The Long and Winding Road

Library Creation Solutions

Solution for Heterogeneous Multicore Embedded Systems

Achieve DDR3 Signoff With Power-Aware Timing Analysis

Software Debug Using Lauterbach TRACE32 on Veloce with Physical and Virtual Probes

A Methodology for High-Speed Nanometer Transceiver Verification, Validation, and Characterization

The Vault

What is Electrically Aware Design?

Increase FPGA Performance with Enhanced Capabilities of Synplify Pro & Premier

Physically Aware Synthesis Techniques to Lower Power, Improve Timing, Congestion & Correlation

Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

PADS VX: Redefining Productivity

Integrating Electronic Design Analysis Upstream, Downstream, and Sideways

Vivado In-System Debug

Design Control, Data & Comparison with PADS Design Archive

Protium Rapid Prototyping Platform

Static Timing Analysis and Constraint Validation

Scripted Flows in Vivado Design Suite

EDA On Demand Archive

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register