Selling Your Brain

Patent Law is a Slippery Slope for Engineers

by Kevin Morris

Patent Law was created to protect and encourage inventors. The original intent is noble: when you invent something, the patent system is designed to give you a period of exclusivity where you can profit from your work and creativity without fear of someone copying your idea without compensating you.

However, the patent system didn’t contemplate the reality of today’s professional engineering environment, where the majority of engineers are employed in a work-for-hire situation by large corporations, and where those engineers frequently move from one large corporation to another. In that situation, our patent system breaks down badly.  Read More


latest news

June 24, 2015

Leading Suppliers of Automotive ICs Deploy Synopsys Test Solution

June 22, 2015

Synopsys Collaborates with NTU, NCKU, NTHU, and NCTU to Establish Joint Design Labs for IoT Applications

Synopsys and UMC Expand 14-nm FinFET Collaboration to Include DesignWare Embedded Memory and Test Solutions

Synopsys PCI Express IP Adds System-Level Data Protection Features for High-Performance Cloud Computing SoCs

Keysight Technologies Announces Asygn’s, Kalray’s Successful Use of its Simulation Tool Suite to Validate PCI Express® Gen3 Serial Links

June 19, 2015

Tektronix Releases MIPI C-PHYSM TX Test Solution

June 18, 2015

Synopsys RSoft 2015.06 Release Streamlines Design of Photonic Devices, Photonic Circuits and Fiber Optic Systems

June 16, 2015

LDRA Tools Bring Functional Safety Strengths to Wind River Marketplace

June 15, 2015

EDA Playground adds Synopsys VCS support to serve its growing user base

Synopsys' IC Compiler II Accelerates Silicon Validation of Imagination's Ground-breaking PowerVR® Ray Tracing IP

June 12, 2015

Altium Announces New Feature Updates to Enterprise Data Management Solution for Enhanced Design Data Management

June 11, 2015

IBM Introduces Industry’s First Enterprise-Class Cloud Service for Designing Electronic Systems for Mobile Phones and Wearable Devices

June 09, 2015

Cadence Announces Collaboration with TSMC on IoT IP Subsystem

Keysight Technologies to Demonstrate Latest RF Circuit, System and 3D Electromagnetic Design and Simulation, Device Modeling Solutions at 52nd Annual DAC

Synopsys Continues Innovation Momentum with Latest IC Compiler II Release

EDA News Archive

Treasure of the Semiconductor Madre

Seeking EDA Gold (and Answers) with Xerxes Wania

by Amelia Dalton

After Intel and Altera

What Happens to FPGA?

by Kevin Morris

Why Verify?

Musings from the Design Automation Conference

by Kevin Morris

Rock 'n' Roll EDA

DAC Takes On the City by the Bay

by Amelia Dalton

Granular SoC Power Control

Sonics and Mentor Graphics Attack From Different Angles

by Bryon Moyer

EDA Article Archive

 

Editors' Blog

Detailed RTL Power Analysis

posted by Bryon Moyer

Mentor has consorted (carefully) with a competitor to provide a path to faster RTL power analysis. (18-Jun)

New Toy in the Sandpit

posted by Dick Selwood

EDA Playground has a new toy (12-Jun)

Cadence’s Faster Debug Idea

posted by Bryon Moyer

Indago promises to allow debug without having to run verification multiple times to zero in on a bug. (19-May)

Faster NoC Tuning

posted by Bryon Moyer

Arteris says it has a way to get your NoC optimized faster than how you’ve been doing it. (12-May)

Driving ADAS

posted by Dick Selwood

ARM is working to provide support for safe automotive systems (23-Apr)

EDA Editors' Blog Archive

forum

IoT Security

Posted on 06/29/15 at 11:43 AM by TotallyLost

TotallyLost
As stated in the article, the more complex the IoT solution is, the more points there will be for exploits.

The real problem is the complete lack of old school KISS -- Keep It Simple Stupid!!!

There is significant security in a $100 bill, targeted s…

After Intel and Altera

Posted on 06/27/15 at 9:46 AM by gobeavs

What will happen next is that Xilinx will get bought too. That seems to be the pattern in the semiconductor industry. If Broadcom and Altera can get bought so can Xilinx. Semiconductor industry is consolidating rapidly.

Maximizing Flash Lifetimes

Posted on 06/24/15 at 4:06 PM by Lord Loh.

Lord Loh.
http://spectrum.ieee.org/semiconductors/memory/flash-memory-survives-100-million-cycles

This article appeared in 2012. Macronix was annealing flash to extend it's life.

Does anyone know whether it has been commercialised yet? or Licensed out?

EDA Forum Archive

subscribe to our eda newsletter



On Demand

Meet PPA and Turnaround Time Requirements at Advanced Nodes with Innovus Implementation System

Cadence Perspec System Verifier SW Driven SoC Verification Automation

Mixed Signal Verification: The Long and Winding Road

Debug This! Class-based testbench debugging with Visualizer

Sigrity PowerSI Tackles SSO Noise: Customer Success Story

What’s New in PSpice 16.6

Solution for Heterogeneous Multicore Embedded Systems

From Simulation to Emulation – A Fully Reusable UVM Framework

The Vault

What is Electrically Aware Design?

Increase FPGA Performance with Enhanced Capabilities of Synplify Pro & Premier

Physically Aware Synthesis Techniques to Lower Power, Improve Timing, Congestion & Correlation

Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

PADS VX: Redefining Productivity

Integrating Electronic Design Analysis Upstream, Downstream, and Sideways

Vivado In-System Debug

Design Control, Data & Comparison with PADS Design Archive

Protium Rapid Prototyping Platform

Static Timing Analysis and Constraint Validation

Scripted Flows in Vivado Design Suite

EDA On Demand Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register