First Responder Robots and Virtual Prototypes

Carbon’s New Virtual Prototype Portal and UDG’s New Smart Robot

by Amelia Dalton

What’s the difference between a human and a pile of rocks? A robot algorithm (of course)! In this week’s episode of Fish Fry, we check out a new robot being developed at the University of Guadalajara that utilizes a pattern recognition algorithm to determine the silhouette of a human body. Also this week, we talk about the trials and tribulations of SoC design with Bill Neifert of Carbon Design Systems. Bill and I discuss Carbon's focus on the automatic creation of RTL-accurate models for integration into SoC designs and how you can make your IP configuration options a whole bunch easier.  Read More


latest news

October 24, 2014

Keysight Technologies to Demonstrate Hardware and Electronic Design Automation Software Solutions at EPEPS 2014

Cadence Announces Broad Portfolio of 3D Memory Verification IP

October 23, 2014

Keithley Provides Full Wafer-Level Support Including High Voltage Capacitance-Voltage Testing for Its Parametric Curve Tracer Configurations

October 22, 2014

Keysight Technologies Introduces Industry’s First 5G Exploration Library

October 21, 2014

SMIC Certifies Synopsys IC Validator for Signoff Physical Verification

Synopsys STAR Memory System Multi-Memory Bus Processor Enables 10 Percent Die Size Reduction for Marvell SoC

ASSET InterTech and Mentor Graphics IJTAG interoperability empowers two-way validation flow between chips and boards

Altium and Aras Partner for Next Generation ECAD/MCAD Collaboration in PLM Environments

October 20, 2014

VIA Technologies Cuts Silicon Test Time by 11X Using Synopsys' DFTMAX Ultra

Keysight Technologies Introduces CAN FD and SENT Triggering and Decode Options for InfiniiVision Oscilloscopes

Synopsys Introduces Industry's First On-Chip Memory Test and Repair Solution for Embedded Flash

Kodak Alaris Adopts SpyGlass® for FPGA Flow

October 16, 2014

Cadence Announces Industry’s First Multi-Protocol DDR4 and LPDDR4 IP Solution

October 15, 2014

Coverity Releases Security Spotlight Report on Critical Security Defects in Open Source Projects

Keithley Introduces IVy, the First Smart Device App for Source Measure Unit (SMU) Instruments

EDA News Archive

Expanding EDA

Newer Tools Let You Do More than Just Electronics

by Bryon Moyer

Shifting Left

Designing Code, Breaking Code, and the Verification in Between

by Amelia Dalton

Go-Fast FPGA Design

Helpful Hot-Rodding Hints

by Kevin Morris

Going Vertical

Ecosystem for Interposer-based Design?

by Kevin Morris

On The Hunt: Part One

HLS and Sub-atomic Particle Jitter

by Amelia Dalton

EDA Article Archive

 

Editors' Blog

If This Is a Conference, then It Must Be November

posted by Bryon Moyer

A quick look at some of the events I’ll be attending over the next few weeks. (24-Oct)

Faster Extraction from Cadence

posted by Bryon Moyer

Cadence has upgraded their parasitic extraction tools for the 16-nm node. (28-Aug)

Planning PCB, Package, and Die Together

posted by Bryon Moyer

Cadence’s OrbitIO tries to tie together disparate tools and inefficient ways of planning pinouts. (31-Jul)

Intelligent VIP

posted by Bryon Moyer

Arrow Devices focuses on building semantics into their VIP for a higher level of abstraction. (23-Jul)

Improved FPGA Tool Results

posted by Bryon Moyer

Plunify tries to get the best out of FPGA design tools (21-Jul)

EDA Editors' Blog Archive

forum

Let’s Get This Party Kickstarted

Posted on 10/24/14 at 12:25 PM by kevin

kevin
I've also heard of cases where being over-funded turned out to be a curse. The project team under-estimated the cost of their widget, and ended up having a slight loss on each of their units for their Kickstarter supporters.

Since they got dramatically…

Grabbing Keys Out of Thin Air

Posted on 10/22/14 at 4:00 PM by steverino

There is a long history of security solutions getting better as security flaws are publicised.

What is to keep someone from implementing an unecessary set of 32 bit wide parity registers for a lot of sensitive data. Even if you can see power signatures…

Clever carpet "printer" brushes pictures onto your rugs

Posted on 10/21/14 at 3:56 AM by BobbyNaylor

These rugs are so cool.I would like to have this type of rug one at my home so I will search out at http://carpetinmotion.com/denver-hardwood-floors/.

EDA Forum Archive

subscribe to our eda newsletter



On Demand

Configurable 10/40G Ethernet Solution

Flexible Design Reuse and Replication for PCB Editor

Automated Impedance and Coupling Checks

How to Automatically Replace LEF Abstracts with GDS IP

How to Waive DRC Results Using Calibre RVE

DDR Training Modes

Speed IP Bring-up and SoC Validation with HAPS-DX

What is Electrically Aware Design?

Increase FPGA Performance with Enhanced Capabilities of Synplify Pro & Premier

Physically Aware Synthesis Techniques to Lower Power, Improve Timing, Congestion & Correlation

Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

Signoff-Driven Timing Closure ECO in the Synopsys Galaxy Platform

PADS VX: Redefining Productivity

Integrating Electronic Design Analysis Upstream, Downstream, and Sideways

Vivado In-System Debug

Design Control, Data & Comparison with PADS Design Archive

Protium Rapid Prototyping Platform

Static Timing Analysis and Constraint Validation

Scripted Flows in Vivado Design Suite

Vivado Design Suite: Integrated Design Environment

Rigid-Flex and Embedded Components

Verify Design Performance with PADS Best-in-Class Simulation and Analysis

Maximize Your Power and Efficiency with PADS Interactive Placement and Routing

Cadence Low Power Solution - RTL to GDSII Low Power Design

Routing Interfaces Quickly & Efficiently on PCBs

Overcome the Challenges of Highly Constrained Designs

EDA On Demand Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register