MathWorks Targets Hardware/Software

Prototyping MATLAB and Simulink Algorithms on Xilinx Zynq and Altera SoCs

by Eric Cigan, FPGA/SoC Technical Marketing, MathWorks

The year 2011 saw a signature development in the FPGA industry – the introduction of two new programmable SoC devices. Xilinx introduced the Zynq-7000 All Programmable SoCs, and Altera introduced the Cyclone V SoC and Arria V SoC FPGAs. These new programmable SoCs, each packing a high-performance dual-core ARM Cortex-A9 MPcore along with ample amounts of programmable logic, offered advantages for a plethora of applications. Now designers could enjoy the benefits of software application development on one of the industry’s most popular processors while gaining the flexibility and throughput potential from hardware acceleration on a high-speed, programmable logic fabric.  Read More


latest news

January 22, 2015

Synopsys' Silicon-Proven DesignWare HDMI IP Receives HDMI 2.0 Certification

Keysight Technologies Introduces Industry’s First Adjustable and Integrated Intersymbol Interference Capability in a BERT

January 21, 2015

UMC and Cadence Collaborate to Deliver 28nm Design Reference Flow for ARM Cortex-A7 MPCore-based SoC

Synopsys Expands Memory Verification IP Portfolio with UFS, UniPro and eMMC to Accelerate Verification Closure for Mobile Designs

January 19, 2015

Aldec Delivers Unprecedented Scalability and Verification Acceleration with the Latest Release of HES-DVM™

January 15, 2015

Rockchip Achieves First-Pass Silicon Success with Synopsys DesignWare IP Portfolio

January 14, 2015

Byte Paradigm announces 'Yugo Systems' solutions dedicated to FPGA Debug.

January 12, 2015

Keysight Technologies Expands Use of its FPGA Development Kit for Full Range of High-Speed Digitizers

January 09, 2015

Keysight Technologies Introduces First Mainstream Oscilloscopes with Capacitive Touch Screens, Zone Triggering

January 08, 2015

INLYNK Software partners up with Octopart and Altium and to introduce Optymo 4.3

January 07, 2015

Keysight Technologies Introduces Oscilloscope Compliance Test Application for Characterizing LPDDR4 Designs

PLS’ Universal Debug Engine 4.4 simplifies testing and debugging highly complex heterogeneous multicore SoCs

December 18, 2014

Real Intent Joins IEEE P2415™ Unified Hardware Abstraction and Layer Working Group

December 17, 2014

GLOBALFOUNDRIES and Cadence Deliver First SoC Enablement Solution Featuring ARM Cortex-A17 Processor in 28nm-SLP Process

Altium Announces Expanded Benefits to Subscription Customers

EDA News Archive

Get to Market Faster with Modular Circuit Design

by Craig Armenti, Zuken USA, Inc.


Verifying Your Awesomeness

The Mire of Modern System Verification

by Kevin Morris

EDA for SETs

A Flavor of Single-Electron Transistor Algorithms

by Bryon Moyer

2014 Letdown

Have We Lost The "Wow" Factor?

by Dick Selwood

Electronic Design - Yesterday, Today, and Tomorrow

An In-Depth Interview with Kevin Morris

by Amelia Dalton

EDA Article Archive

 

Editors' Blog

Calypto Refreshes HLS

posted by Bryon Moyer

Catapult 8 helps bridge the transition from RTL-level design to HLS-level design. (14-Jan)

BSIMProPlus Gets a Makeover

posted by Bryon Moyer

ProPlus has revamped their flagship simulation tool, unifying the environment and giving it a new coat of GUI. (7-Jan)

Beefed-Up Sensor Subsystem

posted by Bryon Moyer

Synopsys has updated the DesignWare subsystem that they debuted last year. (17-Dec)

On the Scene: Almost-Instant Semi Quotes with eSilicon

posted by Amelia Dalton

Good night red tape. Online Semi quotes made easy with eSilicon (8-Dec)

Verdi: Not Just for Debug Anymore

posted by Bryon Moyer

Synopsys is leveraging Verdi for things that aren’t debug. Like verification planning. (25-Nov)

EDA Editors' Blog Archive

forum

DIY Clocks

Posted on 01/27/15 at 10:51 AM by bmoyer

bmoyer
I wouldn't say it's "sloppy" in the conventional sense. Anything with a finite Q - including crystals - has some slop. As far as I know, the Q of high-quality MEMS actually competes well with crystal.

Sand 9 would point to some issues that crystal has…

DIY Clocks

Posted on 01/26/15 at 11:10 AM by EsterlineRD

EsterlineRD
Interesting example of how a sloppy Q factor can actually be useful.

For those situations where the low Q factor in MEMS isn't so useful (and there are many examples of that) - Crystal is still the answer.

DIY Clocks

Posted on 01/26/15 at 9:58 AM by bmoyer

bmoyer
Do you carefully design your oscillators or go the recipe route?

EDA Forum Archive

subscribe to our eda newsletter



On Demand

Library Creation Solutions

What’s New in PSpice 16.6

Solution for Heterogeneous Multicore Embedded Systems

Lower BOM Cost, Use 32-bit Wide LPDDR4 in Consumer Applications

New LPDDR4 Standard Features

From Simulation to Emulation – A Fully Reusable UVM Framework

Power-Aware Verification in Mixed-Signal Simulation

The Vault

What is Electrically Aware Design?

Increase FPGA Performance with Enhanced Capabilities of Synplify Pro & Premier

Physically Aware Synthesis Techniques to Lower Power, Improve Timing, Congestion & Correlation

Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

PADS VX: Redefining Productivity

Integrating Electronic Design Analysis Upstream, Downstream, and Sideways

Vivado In-System Debug

Design Control, Data & Comparison with PADS Design Archive

Protium Rapid Prototyping Platform

Static Timing Analysis and Constraint Validation

Scripted Flows in Vivado Design Suite

Vivado Design Suite: Integrated Design Environment

EDA On Demand Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register