Testing Out the Rules

Sage DA Automates Design Rule Test Creation

by Bryon Moyer

It wasn’t too long ago that we took a look at a new tool from Sage DA that could be used to create design rules in an automated fashion so that the resulting rules will be clean and consistent. It also provided a way to iron out any ambiguities in a design rule manual.

For those of you less deeply embedded in this space, what we’re talking about here is the ability to check a new chip design’s layout to make sure it doesn’t violate manufacturing rules. In order to be able to do that, we need to have a set of rules to test whether a specific IC meets the constraints of a given process. That way you ensure that no lines are too thin or spaces too narrow. (Oi, if only it were that simple.)  Read More


latest news

April 16, 2014

ATopTech’s Aprisa and Apogee Physical Implementation Tools Certified by TSMC for V1.0 16nm FinFET Process

Agilent Technologies Offers First User-Extensible Recorder Application for Real-Time Spectrum Analyzers

51st Design Automation Conference (DAC) to Debut Automotive Systems and Software Track

April 15, 2014

ASSET's SourcePoint debug and trace tool accelerates software debug of µC/OS - II code

Mentor Graphics Design and Verification Tools Certified for TSMC 16nm FinFET Production

Coverity Scan Report Finds Open Source Software Quality Outpaces Proprietary Code for the First Time

Zuken gives CADSTAR users a productivity boost with new high-speed routing features

Cadence Digital and Custom/Analog Tools Achieve TSMC V1.0 DRM Certification for 16nm FinFET Process

April 14, 2014

TSMC Certifies Synopsys Digital and Custom Solution for V1.0 N16 Process

April 10, 2014

Coverity Named SIIA Software CODiE Award Finalist for Best Open Source Innovation

Mentor Graphics Enterprise Verification Platform Unites Questa and Veloce for 1000x Productivity Gain

April 09, 2014

Tanner EDA Completes Analog/Mixed-signal Flow with Digital Place and Route in Release v16.1 of HiPer Silicon Design Suite

LEONI expands use of Mentor Graphics Capital software worldwide

April 07, 2014

51st Design Automation Conference: Atrenta, Cadence and Jasper Sponsor Free Exhibit Floor Passes along with the I LOVE DAC Campaign

April 01, 2014

Mentor Graphics Announces the Questa X-Value Verification Solution

EDA News Archive

New Approaches to Old Problems

A Hot DATE in Dresden

by Dick Selwood

Exposed by Tools

The Dark Side of Reporting Features

by Bryon Moyer

Board Revolution

Part 2 - Mentor Xpedition

by Kevin Morris

Board Revolution

Part 1 - Cadence Allegro TimingVision

by Kevin Morris

Signing Off on Standards

Do Standards Always Make Sense?

by Bryon Moyer

EDA Article Archive

 

Editors' Blog

New SEMulator 3D Announced

posted by Bryon Moyer

Coventor has released its next edition of their semiconductor process modeling tool. (Yesterday)

IC Compiler Reinvented

posted by Bryon Moyer

Synopsys has redone its flagship IC implementation tools from the ground up. (10-Apr)

Cleaning Up the Verification Shop

posted by Bryon Moyer

You know how it is: you go buy this company and set it over here, and then you buy that company and you find room for it over there, and, well, eventually the room is a mess. Time to clean up. (27-Mar)

Ban Power Consumption

posted by Bryon Moyer

When you think about it, “power consumption” makes no sense as a concept. This is for those of you that like to choose your words precisely. (26-Mar)

Emulation: 3B Gates, 3 MHz

posted by Bryon Moyer

Synopsys announces ZeBu 3, the first milestone since acquiring EVE. (19-Mar)

EDA Editors' Blog Archive

forum

Heartbleed: Serious Security Vulnerability

Posted on 04/16/14 at 2:19 PM by TotallyLost

TotallyLost
Now if you would like a healthy chill in your spine about client and server side security, consider the following attack that is likely to show up in the wild soon, simply because of how easy/effective it is.

Since IT folks and customers have become VM…

Heartbleed: Serious Security Vulnerability

Posted on 04/16/14 at 11:46 AM by TotallyLost

TotallyLost
Bruce ... I agree that authentication can be dramatically improved .... however that is less than 1% of the real problem when the base computing platform and environment is not secure.

Securing that is neither easy, or likely, so normal everyday users …

Heartbleed: Serious Security Vulnerability

Posted on 04/16/14 at 11:31 AM by kleinman

kleinman
John--

This has been a good & healthy bit of "argy bargy", thank you!

You've pointed out some good items and raised awareness that users need to take greater responsibility [a] for client-side security and [b] to 'vote' with their business for gre…

EDA Forum Archive

subscribe to our eda newsletter



On Demand

Scripted Flows in Vivado Design Suite

Why Cadence Verification IP (VIP) Is a Smart Choice for SoCs

New MIPI Interfaces: Winners or Losers?

Vivado Design Suite: Integrated Design Environment

Rigid-Flex and Embedded Components

Verify Design Performance with PADS Best-in-Class Simulation and Analysis

Maximize Your Power and Efficiency with PADS Interactive Placement and Routing

Synopsys’ HAPS Developer eXpress FPGA-based Prototyping Solution

Cadence Low Power Solution - RTL to GDSII Low Power Design

Routing Interfaces Quickly & Efficiently on PCBs

Overcome the Challenges of Highly Constrained Designs

Cadence Tempus Timing Signoff Solution

Building a New Type of IP Factory

100G Ethernet Packet Parsing with Spacetime

It's the Software, Silly! - Success with FPGA-based Prototyping

How To Save 99% on Your Next Mixed Signal ASIC Design (part 2 of a 3-part series)

DO-254 Requirements Traceability with Spec-TRACER

Low-Power Estimation & Verification With ZeBu

The Great Divide: Why Next-Generation FPGA Designs will be Hierarchical and Team-Based

EDA On Demand Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register