Constraining Light

Or, How the Heck Do I Design a Photonic Circuit?

by Bryon Moyer

Several weeks ago we took a look at the expanding role of EDA. And then a couple weeks ago we delved into the bizarre world of silicon photonics. Yeah, we didn’t get too deep because the bottom drops off pretty quickly, and I’m not sure I could tread water credibly any deeper. But we got a flavor.

So now, we bring these two things together to answer the question, “If I’m going to be involved in a photonic chip design, what tools am I going to use?” OK, so if you’re an electronics designer, you’ll probably be asking the question, “What tools will the photonics pholks be using, and how will thier world interface to mine?”

Folks have been doing silicon photonics research for a long time now, and you need tools to do that. So it’s not like we’re just now seeing the emergence of new tools for this purpose. The thing is, there’s not a lot of profit in research, so the big guys that are commercially driven may not be attracted to such new endeavors in the early stages.  Read More


latest news

October 29, 2014

Synopsys IC Compiler II Delivers Five Fold Implementation Speed up, Enables Silicon Success

Synopsys' New DesignWare Sensor and Control IP Subsystem Delivers Ultra Low Power Sensor and Control Processing for SoCs

October 28, 2014

Synopsys' New USB 3.1 IP Solution Enables 10 Gbps Data Transfer Speeds for Storage, Digital Office and Mobile Applications

Mentor Graphics Announces Xpedition System Designer for Comprehensive Multi-board Systems Development

Cadence Announces Industry's First 25G Ethernet Verification IP

October 27, 2014

Synopsys and Gowin Semiconductor Ink Multi-Year OEM Agreement for FPGA Design Software

SK Hynix Accelerates Memory Development with Productivity-Enhancing Debug Apps on Synopsys Verdi

Cadence Announces Virtuoso Liberate AMS, Industry’s First Dynamic Simulation Characterization Solution for Mixed-Signal Designs

October 24, 2014

Keysight Technologies to Demonstrate Hardware and Electronic Design Automation Software Solutions at EPEPS 2014

Cadence Announces Broad Portfolio of 3D Memory Verification IP

October 23, 2014

Keithley Provides Full Wafer-Level Support Including High Voltage Capacitance-Voltage Testing for Its Parametric Curve Tracer Configurations

October 22, 2014

Keysight Technologies Introduces Industry’s First 5G Exploration Library

October 21, 2014

SMIC Certifies Synopsys IC Validator for Signoff Physical Verification

Synopsys STAR Memory System Multi-Memory Bus Processor Enables 10 Percent Die Size Reduction for Marvell SoC

ASSET InterTech and Mentor Graphics IJTAG interoperability empowers two-way validation flow between chips and boards

EDA News Archive

First Responder Robots and Virtual Prototypes

Carbon’s New Virtual Prototype Portal and UDG’s New Smart Robot

by Amelia Dalton

Expanding EDA

Newer Tools Let You Do More than Just Electronics

by Bryon Moyer

Shifting Left

Designing Code, Breaking Code, and the Verification in Between

by Amelia Dalton

Go-Fast FPGA Design

Helpful Hot-Rodding Hints

by Kevin Morris

Going Vertical

Ecosystem for Interposer-based Design?

by Kevin Morris

EDA Article Archive

 

Editors' Blog

If This Is a Conference, then It Must Be November

posted by Bryon Moyer

A quick look at some of the events I’ll be attending over the next few weeks. (24-Oct)

Faster Extraction from Cadence

posted by Bryon Moyer

Cadence has upgraded their parasitic extraction tools for the 16-nm node. (28-Aug)

Planning PCB, Package, and Die Together

posted by Bryon Moyer

Cadence’s OrbitIO tries to tie together disparate tools and inefficient ways of planning pinouts. (31-Jul)

Intelligent VIP

posted by Bryon Moyer

Arrow Devices focuses on building semantics into their VIP for a higher level of abstraction. (23-Jul)

Improved FPGA Tool Results

posted by Bryon Moyer

Plunify tries to get the best out of FPGA design tools (21-Jul)

EDA Editors' Blog Archive

forum

I Brick Your Chip

Posted on 10/30/14 at 1:36 AM by Noam

Well done FTDI. I just hope they made sure that the end users knew what went wrong.

End users who bought a device claimed to be legitimate, should ask/sue the seller for a replacement or money-back since the end product is faulty.
The seller should al…

I Brick Your Chip

Posted on 10/29/14 at 11:10 AM by dougwithau

I also feel FTDI did no wrong here.
Really they were lucky they could tell the difference between their chip and the counterfeits, and could disable them.
Far worse are counterfeits that identify themselves as larger or better memories, but really are …

I Brick Your Chip

Posted on 10/29/14 at 10:47 AM by TotallyLost

TotallyLost
As long as things continue to work, then people can sell counterfits and make a huge profit, as long as they continue to work.

I think FTDI did the right thing ... I think every vendor that has that ability should do it.

There is NOTHING better to s…

EDA Forum Archive

subscribe to our eda newsletter



On Demand

PCIe Controller Solution

Productivity Enhancements in OrCAD PCB Editor

Intelligent PDF Generation

Configurable 10/40G Ethernet Solution

How to Automatically Replace LEF Abstracts with GDS IP

How to Waive DRC Results Using Calibre RVE

Speed IP Bring-up and SoC Validation with HAPS-DX

What is Electrically Aware Design?

Increase FPGA Performance with Enhanced Capabilities of Synplify Pro & Premier

Physically Aware Synthesis Techniques to Lower Power, Improve Timing, Congestion & Correlation

Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

Signoff-Driven Timing Closure ECO in the Synopsys Galaxy Platform

PADS VX: Redefining Productivity

Integrating Electronic Design Analysis Upstream, Downstream, and Sideways

Vivado In-System Debug

Design Control, Data & Comparison with PADS Design Archive

Protium Rapid Prototyping Platform

Static Timing Analysis and Constraint Validation

Scripted Flows in Vivado Design Suite

Vivado Design Suite: Integrated Design Environment

Rigid-Flex and Embedded Components

Verify Design Performance with PADS Best-in-Class Simulation and Analysis

Maximize Your Power and Efficiency with PADS Interactive Placement and Routing

Cadence Low Power Solution - RTL to GDSII Low Power Design

Routing Interfaces Quickly & Efficiently on PCBs

Overcome the Challenges of Highly Constrained Designs

EDA On Demand Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register