fish fry
Subscribe Now

Algorithmic Acceleration and the Next Phase of Moore’s Law

Ever More Complexity and Ever More Capability

In this week’s podcast, we take a closer look at deep learning model acceleration and the future of Moore’s Law. First up, Tom Smelker (Mercury Systems) and I discuss modular chip design and why he thinks it will be crucial to the next phase of Moore’s Law. Next, we investigate AI hardware and algorithm acceleration with Dr. Mohamed Bergach and Mark Littlefield (Kontron). To finish things up, we take a closer look at the unique design challenges of micro air vehicles and how new research from China’s Changzhou and Jiangsu universities could make a sun-powered flapping wing a reality.

 

Click here to download this episode.

 

Click here to check out the Fish Fry Archive.

Click here to subscribe to Fish Fry via Podbean

Click here to get the Fish Fry RSS Feed

Click here to subscribe to Fish Fry via iTunes.

 

Fish Fry Executive Interviews

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software

Robert Blake, CEO – Achronix

Jack Harding, CEO – eSilicon

Michiel Ligthart, COO – Verific

Adnan Hamid, CEO – Breker Technologies

Simon Davidmann, CEO – Imperas

Ted Miracco, CEO – SmartFlow Compliance Solutions

Jessica Gomez – Rogue Valley Microdevices

Shishpal Rawat, Chairman – Accellera Systems Initiative

Kevin Bromber, CEO – myDevices

Daniel Hansson, CEO – Verifyter

Mark Papermaster, CTO – AMD

David Fried, CTO – Coventor

Dr. Steven LeBoeuf, President – Valencell

David Dutton, CEO – Silvaco

Bob Niemiec, CEO – TwistThink

Allan Martinson, COO – Starship Technologies

Zhihong Liu, Chairman and CEO – ProPlus Solutions

Taher Madraswala, CEO and President – Open-Silicon

Kapil Shankar, CEO and Director – AnDAPT

Dan Fox, CTO – Local Motors

David Su, CEO – Atomic Technologies

Leave a Reply

featured blogs
Jan 26, 2021
I could doubtless extend this series all year long, covering the important updates, improvements, and completely new functionality that is continually being added to the Allegro ® Package... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Jan 26, 2021
We just started our next round of gEEk® spEEk online seminars. gEEk spEEk is a series of free online seminars covering a wide-range of SI-related topics, all commercial-free. Stefaan Sercu, Samtec Signal Integrity R&D Engineer, recently presented “Impedance Correc...
Jan 25, 2021
In which we meet the Photomath calculator, which works with photos of your equations, and the MyScript calculator, which allows you to draw equations with your finger....
Jan 20, 2021
Explore how EDA tools & proven IP accelerate the automotive design process and ensure compliance with Automotive Safety Integrity Levels & ISO requirements. The post How EDA Tools and IP Support Automotive Functional Safety Compliance appeared first on From Silicon...

featured paper

Speeding Up Large-Scale EM Simulation of ICs Without Compromising Accuracy

Sponsored by Cadence Design Systems

With growing on-chip RF content, electromagnetic (EM) simulation of passives is critical — from selecting the right RF design candidates to detecting parasitic coupling. Being on-chip, accurate EM analysis requires a tie in to the process technology with process design kits (PDKs) and foundry-certified EM simulation technology. Anything short of that could compromise the RFIC’s functionality. Learn how to get the highest-in-class accuracy and 10X faster analysis.

Click here to download the whitepaper

featured chalk talk

High-Performance Test to 70 GHz

Sponsored by Samtec

Today’s high-speed serial interfaces with PAM4 present serious challenges when it comes to test. Eval boards can end up huge, and signal integrity of the test point system is always a concern. In this episode of Chalk Talk, Amelia Dalton chats with Matthew Burns of Samtec about the Bullseye test point system, which can maintain signal integrity up to 70 GHz with a compact test point footprint.

Click here for more information about Samtec’s Bulls Eye® Test System