The Sun Also Sets

I’m old enough to remember when Sun Microsystems was one of the cool up-and-coming companies in Silicon Valley. It had the best engineers, created the most innovations, and had the most constant “buzz” of any company around. Pizza boxes – both literal and figurative – were a badge of honor on your workbench. PCs were just for managers and their secretaries – real engineers had a workstation. And … Read More → "The Sun Also Sets"

Audio is the New UI

In the world of cutting-edge consumer electronics, audio user interfaces reign supreme. In this week’s episode of Fish Fry, we welcome Yipeng Liu from Cadence Design Systems. Yipeng and I discuss how the complexity of mobile codex sample rates is changing the consumer electronic design landscape, why automotive designs present a unique set of audio design challenges, and what lies ahead for the future of audio user interfaces. … Read More → "Audio is the New UI"

Where Does an Engineer’s Responsibility End?

EEJournal, as its name implies, concentrates on the bits and bytes or the chips and boards of the electronics industry. But there are times when it seems like a good idea to look at wider issues. And this may be one of them. What has triggered this is a series of news stories that have demonstrated technology failings that have led to broader consequences.

Botnets and … Read More → "Where Does an Engineer’s Responsibility End?"

Game On for FPGAs in the Data Center

Intel has just announced a major counter-strike in the battle for the data center of the future. The company announced a new suite of software tools, which (according to a blog post by Barry Davis, General Manager, Accelerated Workloads Group, Intel® Data Center Group) “make FPGA programming accessible to mainstream developers, a major leap forward for customizable silicon solutions that complement the endlessly [SIC] diversity of customer-defined workloads, including 5 … Read More → "Game On for FPGAs in the Data Center"

September 19, 2017
September 18, 2017
September 15, 2017
September 14, 2017
September 13, 2017
September 12, 2017
discussion
Posted on Sep 18 at 10:13am by Beercandyman
Intel's PSG OpenCL compiler works best when you don't use any of the of the OpenCL GPUish constructs. It's an efficient compiler when you just use the C99 constructs and you refactor your code to be pipelineable. The irony is that they didn't support running C/C++ code as a ...
Posted on Sep 18 at 8:15am by Bryon Moyer
What do you think of this collection of sensors?
Posted on Sep 16 at 5:26am by ericverhulst
Of course, I meant without knowing about safety engineering? Who is the engineer that implemented this comment feature without the functionality to correct typos? :-)
Posted on Sep 16 at 5:16am by ericverhulst
While its high time that this subject is discussed, on should not forget that the full responsibility lies with management. Real engineers take their job seriously but are often forced by management (time and cost pressure) to cut corners. Does management also spend the resources to train the engineers as ...
Posted on Sep 15 at 1:42am by Dick Selwood
Since writing the article I found this https://theconversation.com/artificial-intelligence-researchers-must-learn-ethics-82754
Posted on Sep 14 at 8:28am by Dick Selwood
What can engineers do to improve the safeguards around our systems?
Subscribe to EE Journal Daily Newsletter
Twitter RSS Google+ LinkedIn YouTube Facebook
featured blogs
Sep 19, 2017
It’s only a week before the first event of USB Developer Days , a series of meetings for USB developers, where the USB 3.2 specification will be formally announced. Much like with any recent smartphone announcement, we know pretty much everything about the new standard b...
Sep 19, 2017
The battle for next-generation optical transceivers remains active. The three leading specifications duking it out include COBO, OSFP and QSFP-DD.  While all have their pros and cons, the industry continues to sort out the best solutions for the front panel and mid-board opt...
Sep 01, 2017
Achronix was delighted to attend the Hot Chips event in Cupertino once again this August. This year saw a bumper turnout, with some very fascinating speakers providing some great insights into the industry. The Achronix team had a chance to meet with many talented people in t...
chalk talks
Wireless Connectivity Front End SolutionsWhen adding WiFi to your design, the RF section poses some major challenges. With today’s 2.4- and 5-GHz spectrum getting more and more crowded, it takes some careful design to get the signals you want and filter out all the noise and interference. In this episode of Chalk Talk, Amelia Dalton chats with Tony Testa … Read More → "Wireless Connectivity Front End Solutions"
Thermal Management SolutionsAdvanced thermal management materials can have a big impact on getting the heat out of your design. In this episode of Chalk Talk, Amelia Dalton chats with Emal Rustemi from Panasonic about the latest advances in thermal management materials, and how you can take advantage of them in your system design. Click here for more … Read More → "Thermal Management Solutions"
Bourns RS-485 Port ProtectionProper circuit protection is critical in nearly every design today. But, it can be challenging to choose the right solution from the numerous options available. In this episode of Chalk Talk, Amelia Dalton chats with Wayne Dossey from Bourns about port protection, industrial communications, harsh electrical environments, and RS-485. Click here for more information about Bourns® … Read More → "Bourns RS-485 Port Protection"
Simplify Your 10W Isolated SupplyIn designing space-constrained power supplies for your design, opto couplers present a number of problems. But, it’s possible to do flyback feedback without using an opto coupler at all. In this episode of Chalk Talk, Amelia Dalton chats with John Woodward and Anthony Huynh from Maxim Integrated about new no-opto flyback feedback solutions. Click here … Read More → "Simplify Your 10W Isolated Supply"
Honeywell Sensor Evaluation KitsWhen you want to evaluate sensors for your next design, a good eval kit can be a huge help. In this episode of Chalk Talk, Amelia Dalton talks with Wade Wessels from Honeywell about how to get the most from the wide range of sensor eval kits offered by Honeywell. Click here for more information … Read More → "Honeywell Sensor Evaluation Kits"
Cadence Xcelium Parallel Simulator: Third Generation Parallel VerificationGetting the best RTL simulation performance is a combination of improving single-core speed and cleverly partitioning the task so that parallel machines can give you the kind of performance boost you’d expect. In this episode of Chalk Talk, Amelia Dalton chats with Dave Lidrbauch from Cadence Design Systems about Xcelium – Cadence’s third-generation parallel RTL simulation … Read More → "Cadence Xcelium Parallel Simulator: Third Generation Parallel Verification"