All Modules All the Time

Microchip Takes LoRa and Motion Detection by Storm

by Amelia Dalton

One of the biggest challenges in IoT communications is distance. In this week’s Fish Fry, we examine a new communications technology called LoRa. Tyler Smith (Microchip Technology) is here to tell us how it can be used, where it is best suited for implementation, and how LoRa could change the future of IoT communications. Also this week, we look into the details of a new motion detection module that packs a big ol’ punch by combining a powerful motion co-processor with 9-axis sensors (including an accelerometer, a magnetometer, and a gyroscope) all in an itty-bitty package.  Read More


Industry News

March 27, 2015

Bouygues Telecom announces June launch of France’s first “Internet-of-Things” network based on LoRa technology

March 26, 2015

Pentek Introduces Dual Channel Adaptive IF Relay XMC for Commercial and Military Communications

Sidense Increases its Coverage of the Popular 28nm Node

Silicon Labs Pumps Up the Volume for Automotive Infotainment with Scalable Car Radio System Solutions

Microchip’s MOST150 INICs Enable Cost-Effective Smart Antenna Module Coaxial Connectivity to Automotive Control, Audio, Video and Internet Protocol Networks

Industrial Internet Consortium Announces Smart Grid Testbed

March 25, 2015

PrismTech Announces Vortex v1.2, the Latest Version of its Award-Winning Intelligent Data-Sharing Platform for the Internet of Things

GreenPeak Launches Smart PIR Sensor for Smart Home Applications

100V Micropower Voltage Monitors Provide 1.4% Measurement Accuracy for High Voltage Designs

Imec Demonstrates 50GHz Ge Waveguide Electro-Absorption Modulator

Renesas Electronics Europe is the First Semiconductor Supplier to Achieve Full Certification of G3-PLC Modem Solutions for Worldwide Frequency Bands

New Synopsys ASIP Designer Tool Speeds Development of Application-Specific Instruction-Set Processors by 5X

March 24, 2015

60V/4A & 36V/8A Buck-Boost µModule Regulators In 15mm x 15mm BGA Package

Altera and Eutecus Single-chip, FPGA-based Solutions “See” and Provide Intelligent Vision for Smart Cities

Teseq adds 8-channel Arbitrary Waveform Generator to Transient System for All-in-One Automotive Immunity Testing

Tokyo Electron Device Announces the Release of TB-7Z-ISDK, a Development Kit for Industrial Grade SoM That Shortens the Development Time of FA Devices Such As Machine Vision

Silicon Labs and Digi-Key Challenge Developer Innovation With “Your IoT” Design Competition

Dialog Semiconductor Expands Bluetooth® Smart SoC Family with Application-Optimised Versions

STMicroelectronics Announces and Demonstrates its Ultra-HDp60 STB Chips for the Chinese Market

Tektronix Unveils 45 GHz Optical Modulation Analyzer for 400G Communications Testing

March 23, 2015

TI launches the industry’s first online classroom for analog design

Multicore Microcontrollers Enable Gigabit Ethernet Internet of Things for Under $5

ams launches tiny 4mm2 integrated power management solution for wearable devices

New Development Framework from STMicroelectronics Makes Adding IoT Sensing Easy

NeoPhotonics Releases Dual Rate 100G CFP4 LR4 Transceivers

Vector Software Introduces Covered By Analysis Capability in VectorCAST 6.3 Suite

IAR Embedded Workbench supports new Renesas RX71M MCUs targeting the industrial Internet of Things

March 19, 2015

Innodisk Unveils DDR4 Memory for Industrial Applications on Upcoming Skylake Platform

News Archive

TI MCU Goes 32-Bit

New MSP432 Family is ARM-Based… Of Course

by Jim Turley

HLS is the New Black

Cadence Stratus Ushers In a New Era

by Kevin Morris

A Low-Power Gyro – For Real

Harnessing Slosh

by Bryon Moyer

32 Flavors of PCB Software

Altium Brings the Goods to Makers, Startups, and Engineers Alike

by Amelia Dalton

Articles Archive

 

Featured Video

editors' blog

Intel Buying Altera? We Totally Called It.

posted by Kevin Morris

Rumors abound today that Intel is in negotiations to buy Altera - a deal that could be worth over ten billion. If so, it would be the largest acquisition in Intel's history. We have no confirmation from either company that such a deal is in play, but we did a pretty thorough analysis of the situation last June in this article: http://www.eejournal.com/archives/articles/20140624-intel/ What do you think? (27-Mar)

New Membranes, ASICs, and Packages for Akustica

posted by Bryon Moyer

Akustica has revamped their microphone designs, announcing two new devices. (26-Mar)

Synopsys and Leading-Edge Litho

posted by Bryon Moyer

Where is Synopsys focused with its advanced lithography efforts? (24-Mar)

Multicore Microcontrollers for IoT and audio

posted by Dick Selwood

XMOS has launched two new families of the xCORE processor, one for the IoT and the other for audio. (23-Mar)

Microsemi Moves GNSS Indoors

posted by Bryon Moyer

There’s some hassle involved in deploying indoor small cells; Microsemi is trying to simplify the situation. (19-Mar)

Editors' Blog Archive

 

forum

A Low-Power Gyro – For Real

Posted on 03/28/15 at 9:42 PM by SteveNordquis4

SteveNordquis4
Cypress as in wacky currency and commodity leverage and high Russian representation, compliance seeks you; got it.

I thought we were going to have those UPS gyros (the ones with 70kg. shatter shields, yes) on exercise bands and make balance balls (thos…

Intel Buying Altera? We Totally Called It.

Posted on 03/28/15 at 7:25 AM by smithtronix

You deservedly should get credit for calling it last year. Of course it should not be a surprise as it really has been an excessively long time in coming. A chronology of technologies leading up to this marriage would be very interesting. Let's just hope …

When Intel Buys Altera

Posted on 03/27/15 at 11:10 PM by kevin

kevin
Well, this article seems to have suddenly taken on more relevance. What do you think?

TI MCU Goes 32-Bit

Posted on 03/25/15 at 9:31 PM by richw42

It's not obvious to me that the free MSPWare includes everything needed, such as a compiler. Why else would it be posed as a component of CCS?

HLS is the New Black

Posted on 03/25/15 at 11:57 AM by TotallyLost

TotallyLost
It's been nearly 20 years down this path, nice to see it realized productively with broad acceptance for large projects

It wasn't even 10 years ago while our team was doing FpgaC, that lead companies like Xilinx were openly rude and hostile to the con…

HLS is the New Black

Posted on 03/25/15 at 4:15 AM by dysonwilkes

Nice overview Kevin.

I often wonder if an HLS flow would be able to produce an implementation that has run-time flexibility. Maybe this is a system-level architecture issue: i.e. you compose sets of blocks implemented by HLS and orchestrate them with …

Programming Dark Matter

Posted on 03/24/15 at 10:56 AM by Jim Turley

Jim Turley
Hmm. Tricky. There are separate TLBs for each CPU core in a multicore chip, even though those same cores share some other MMU resources. That could, theoretically, allow a separate path into the "encrypted" memory through a twin core inside the same chip.

Of Soft Balls and Hard Cracks

Posted on 03/24/15 at 10:30 AM by Jim Turley

Jim Turley
Americanism: one who plays professional baseball (under the auspices of Major League Baseball) and hits ("slugs") the ball a remarkably great distance.

A Low-Power Gyro – For Real

Posted on 03/23/15 at 9:32 AM by bmoyer

bmoyer
Do you think this low-power gyro technology can have legs beyond its original implanatable target?

Forum Archive

subscribe to our weekly newsletters

twitter.png   rss.png    googleplus.png    linkedin.png    youtube.png    facebook.png



Featured Chalk Talk

On Demand Archive

chalk talks

Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

Sign-off timing analysis for today’s complex SoC designs can be daunting. Rather than just throwing more computer power at the problem, you need to adopt a hierarchical approach and take advantage of higher levels of abstraction. In this episode of Chalk Talk, Amelia Dalton talks with Ruben Molina of Cadence Design Systems about a new, faster approach to sign-off timing analysis.

Delivering Higher FPGA Utilization & Performance: UltraScale Architecture

Ever notice how hard it can be to get the full utilization that an FPGA datasheet promises? Xilinx is aiming to change all that. In this episode of Chalk Talk, Amelia Dalton talks with Darren Zacher of Xilinx about the new Ultrascale FPGA family, and how the architecture has been optimized for maximum utilization.

4-Channel Analog Front End Solution

Designing the analog front end for any project can be a time-consuming engineering task. And, without a lot of analog expertise, many of us will face some tricky engineering challenges. In this episode of Chalk Talk, Amelia Dalton chats with Bill Laumeister of Maxim Integrated about a new analog front end (AFE) that both simplifies and improves the design of many analog front ends.

Vivado IP Integrator

Even the best "plug and play" IP blocks are far from fool-proof. One of the most challenging aspects of IP-based design can be getting the blocks stitched together properly, making sure you have the right version of all the IP blocks, and confirming the configuration of your whole design. In this episode of Chalk Talk, Amelia Dalton chats with Tim Vanevenhoven about the powerful correct-by-construction automation built into the IP Integrator in Vivado Design Suite from Xilinx. IP Integrator seriously raises the bar on automation of IP-based design.

The Vault

Professional engineering projects require professional working practices. When we're designing things to be manufactured in volume, it's critical that we keep track of versions and revisions, collaborate and communicate effectively, and hand-off the right materials to manufacturing. In this episode of Chalk Talk, Amelia Dalton chats with Sam Sattel of Altium about Altium's "Vault" - which makes those professional practices a whole lot easier and smoother.

USB Type-C Solutions

USB Type-C is coming, but how will you add it to your design? In this episode of Chalk Talk, Amelia Dalton chats with Gordon Hands of Lattice Semiconductor about a great new flexible solution for USB Type-C. Your job may be easier than you think.

Scripted Flows in Vivado Design Suite

When you're using a new tool for the first time, a good GUI is great to have, but once you're up and running and automating a complex design process, scripted flows offer a much more powerful means of controlling your tools. In this episode of Chalk Talk, Amelia Dalton and Ron Plyler of Xilinx explore scripted flows in the Vivado design suite.

Chalk Talk Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register