EDA
Subscribe to EE Journal Daily Newsletter

EDA’s Second Chance

They say you don’t often get second chances. Certainly, there are few examples in the technology world where an entire industry blows a big market opportunity, backs away, and then gets another crack at it later. But, that could possibly happen with EDA and FPGAs. We might be on the verge of a time when the EDA industry could patch the big hole in their collective system design … Read More → "EDA’s Second Chance"

Flex Logix Fires Second Salvo

For decades now, FPGA companies have struggled to overcome their de-facto positioning as “ASIC alternatives.” Of course, FPGAs are great for prototyping your design, or for getting something into production much earlier than we could with a custom chip design. But, eventually, for designs that go into volume production, there comes a time when it’s worth designing an ASIC or ASSP to do … Read More → "Flex Logix Fires Second Salvo"

Machine Learning Hits EDA

OK, you’ve just been assigned a new project. There’s a cell that’s in need of Monte Carlo variation analysis. You’re looking for 6σ accuracy – 1 failure in a billion. So you run the numbers, and you find that you’re going to need 5 billion separate simulations. Yes, that’s with a “B.” No, retreating to a less aggressive node won’t help; this number is independent of … Read More → "Machine Learning Hits EDA"

The Shifting Startup Scene

The seed of a technology startup has always been the same – expertise plus idea. Someone with a particular skill or expertise (and some entrepreneurial spirit) comes up with a novel idea and decides to “make a go of it” – creating a new company. The first part is easy, as most engineers are working completely in their comfort and competence zone. They get a couple of laptops, scopes, … Read More → "The Shifting Startup Scene"

June 21, 2017
June 20, 2017
June 19, 2017
June 15, 2017
June 14, 2017
June 13, 2017
June 9, 2017
June 8, 2017
June 7, 2017
June 5, 2017
June 2, 2017
June 1, 2017
May 31, 2017
featured blogs
Jun 22, 2017
  SEARAY™ is a family of high speed, high density connectors. SEARAY gives designers tons of design flexibility, much more than any other array product in the connector industry. DESIGN FLEXIBILITY SEARAY is on a 1.27 mm X 1.27 mm grid. This is an open pin field gri...
chalk talks
Fixed Point, Floating Point – What Are the Needs of DSP Applications?When implementing DSP algorithms, the tradeoff between fixed- and floating-point math can have huge implications on performance and precision. In this episode of Chalk Talk, Amelia Dalton chats with Pushkar Patwardhan of Cadence Design Systems about making the critical decisions on floating-point versus fixed-point. Click here for more information about Tensilica Customizable Processor and DSP IP.
IoT and The Power of PSpiceToday's IoT designs demand some complex mixed-mode, mixed-signal simulation to be sure that they'll work correctly across wide ranges of component variation, temperature, and other real-world conditions. In this episode of Chalk Talk, Amelia Dalton chats with John Carney of Cadence Design Systems about PSpice mixed-signal simulation for IoT.
Introducing RocketSim Engine: The Fastest Digital SimulatorSpeed is one of the most important attributes of a simulator today. With the rapid growth of designs, performance of the simulator can be critical in getting a project finished on time – or at all. In this episode of Chalk Talk, Amelia Dalton chats with David Lidrbauch of Cadence Design Systems about RocketSim, the … Read More → "Introducing RocketSim Engine: The Fastest Digital Simulator"
Keeping Things Quiet: A New Methodology for Dynamic Range Comparator Noise AnalysisGetting analog-to-digital design right is all about dynamic comparators. And, getting dynamic comparators right is all about noise. But noise is one of the more difficult things to analyze in your tool environment. In this episode of Chalk Talk, Amelia Dalton chats with Art Schaldenbrand from Cadence Design Systems about noise analysis in dynamic comparators. It'll help your next design rise above all the noise out there.
Addressing the Challenges of Serial Link Design and AnalysisHigh-speed serial interfaces present some of the biggest challenges in board design today. Getting signal integrity right on your board with speeds into the gigabits can be tricky at best. In this episode of Chalk Talk, Amelia Dalton chats with Brad Griffin of Cadence Design Systems about using Cadence's Sigrity analysis tool to nail your next serial interface design.
Introduction to the New Virtuoso ADE Product SuiteDo different members of your team have different requirements and challenges for your analog design tools? In this episode of Chalk Talk, Amelia Dalton chats with Steve Lewis of Cadence Design Systems about the new capabilities in Cadence’s Virtuoso ADE Product Suite – capabilities that will make everyone on your team happy. Click here for more information … Read More → "Introduction to the New Virtuoso ADE Product Suite"