industry news
Subscribe Now

DVCon U.S. 2024 Announces Keynote Speakers & Panel Focused on Generative AI

Gainesville, FL – February 15, 2024 – The 2024 Design and Verification Conference and Exhibition United States (DVCon U.S.), sponsored by Accellera Systems Initiative, announced today that there will be two keynote speakers for attendees this year as well as a panel focused on generative Artificial Intelligence (AI). DVCon U.S. 2024 will be held March 4-7 at the DoubleTree by Hilton Hotel in San Jose, California.

The first keynote, “Addressing the Evolving Landscape of Automotive SoCs,” will be held on Tuesday, March 5 at 1:30 pm. It will be presented by Paul Cunningham, senior vice president and general manager of the system & verification group of Cadence Design Systems and his guest, Anthony Hill, a Texas Instruments (TI) Fellow, who also leads the Technology Backplane Organization for TI’s Processors Business.

Alex Starr, AMD Corporate Fellow responsible for AMD’s Shift Left Initiative and Verification Strategy, will present the second keynote, “From Chips to Checkered Flags: The Race Towards Real World Innovation,” on Wednesday, March 6 at 1:30 pm.

Wednesday, March 6, will begin at 8:00 am with a thought-provoking panel, “When Will We Be Able to Say, ‘EDA-GPT, Verify My ASIC?’” This panel invites participants to share and discuss their perspectives, experiences, insights, and apprehensions regarding the role of generative AI in verification. The panel will be moderated by Harry Foster, Chief Scientist Verification, Siemens EDA. Panelists include Daniel Schostak, Verification Architect & Fellow, ARM; Dan Yu, AI/ML Solutions Manager, Siemens EDA; Erik Berg, Principal SoC Verification Engineer, Microsoft; and Mark Ren, Director of Design and Automation Research, NVIDIA.

Other conference highlights include:

  • Accellera-sponsored luncheon on March 4 will focus on the Federated Simulation Standard Proposed Working Group (FSS PWG). Mark Burton, the FSS PWG Vice Chair will present the intent of the PWG. He will be joined by Yury Bayda, Principal Software Engineer at Ford Motor Company, who will discuss how a Federated Simulation standard will be beneficial to Ford.
  • Poster Ninja Warrior session on Wednesday, March 4 will include the top four posters battling it out for the Best Poster Award. Posters will be judged on a variety of factors, including audience reaction.

Registration for the keynotes, panel and exhibits-only is free. For more information and to register, visit the registration page.

For more information on the complete program, including the latest updates regarding the conference and expo, please visit the website.

About DVCon

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. For more information about Accellera, please visit www.accellera.org. For more information about DVCon U.S., please visit here. Follow DVCon on FacebookLinkedIn or @dvcon_us on Twitter or to comment, please use #dvcon_us.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

It’s the little things that get you; Light to Voltage Converters
In this episode of Chalk Talk, Amelia Dalton and Ed Mullins from Analog Devices chat about the what, where, and how of photodiode amplifiers. They discuss the challenges involved in designing these kinds of components, the best practices for analyzing the stability of photodiode amplifiers, and how Analog Devices can help you with your next photodiode amplifier design.
Apr 22, 2024
2,113 views