editor's blog archive
Subscribe Now

Separating You from Your Phone

In high-school physics class, we did an experiment. It’s so crude by today’s standards, that I feel like something of a fossil as I recall it, but here goes. We had a ticker-tape kind of thing that would make a mark on a paper tape as you pulled the tape through. It marked at a constant frequency, so if you pulled the tape faster, the dots were farther apart. So dot spacing became a measure of speed.

The experiment consisted of two parts. In the first, we held the tape and walked a … Read More → "Separating You from Your Phone"

Simpler CDC Exception Handling

For static timing analysis, it’s a concept that goes back years. You get a bunch of violations, and then you have to decide which ones represent false paths or multi-cycle paths and create “exceptions” for them. Tedious.

Well, apparently formal analysis can have the same issue. Only here they’re referred to as “waivers,” according to Real Intent. If you run analysis and get a long list of potential violations, you have to go through the list and, one by one, check them for “false positives” and mark … Read More → "Simpler CDC Exception Handling"

Cloud hosting has gained a stron

Cloud hosting has gained a stronger standing in the cloud computing world thanks to the active participation of enterprises in recent years. The cloud’s success lies in its potential to significantly impact IT costs through direct costs savings, save time in development and deployment, and to save resource allocation overheads.

http://www.cloudways.com/

Read More → "Cloud hosting has gained a stron"

Extreme Compilers for Extreme Architectures

ACE calls them “extreme architectures.” These are the processors that your mother told you to avoid because they’re just too darn hard to support. You can come up with the niftiest hardware features, but who’s going to figure out how to turn C code into something that will take advantage of them?

Well, ACE would say, “Don’t listen to your mother.” Their CoSy tool (I keep wanting to pronounce this “Co-Sigh,” you know, kind of like when you both lay back and realize that you … Read More → "Extreme Compilers for Extreme Architectures"

Sensor Fusion: DIY or Turnkey?

Sensor fusion was the name of the game this year at Sensors Expo (especially the MIG pre-conference event). But at least two of the visible players in this space are going about it two different ways.

We’ve seen Movea moving in a direction of giving control to system designers through tools. The idea here is that a system integrator will pull sensors together and assemble custom fusion algorithms from building blocks. Key to the success of this model is the assumption that … Read More → "Sensor Fusion: DIY or Turnkey?"

SystemC HLS Optimizes Power

Forte occupies what you might call a middle level in logic synthesis. We’ve talked about the positioning before, but a concise way of looking at it might be as follows:

  • ANSI C/C++ provides an unstructured, untimed description of the design.
  • SystemC provides a structured, untimed description of the design.
  • RTL provides a structured, timed description of the design.

The middle one isn’t quite that simple: the interfaces are timed, either … Read More → "SystemC HLS Optimizes Power"

More Than Power Structures

With the multi-domain power beasts being designed into today’s SoCs, it’s easy to miss a detail. Which is why verification is so much more important than it used to be, when inspection and a spreadsheet or two might have gotten you through.

So today you can get verification tools to help you to ensure that the voltages are right and that level shifters and isolation are all in place. But, in a recent announcement, Jasper claims to take things one step further: In addition to verifying the static structure of the power edifice, … Read More → "More Than Power Structures"

The Next OCTEON

Cavium has recently announced the latest in their OCTEON line: following OCTEON II is OCTEON III. (Betcha didn’t see that one coming.) If there’s one major theme that seems to underlie their motivations for this family it’s that high-end functionality is moving to the low end. Specifically, in this case, the low end means enterprise access points and service provider gateways. The classic edge.

In particular, they appear very focused on security and network-attached storage. Security has traditionally been done elsewhere; NAS is on the ascendant.

For those of … Read More → "The Next OCTEON"

Another New Analog Player

On the heels of BDA’s characterization tool, and consistent with increased activity in the analog space, yet another analog tool company is starting up: G-Analog. And it would appear that the essence of their differentiation lies in three letters: GPU.

They’re taking on some of the compute-intensive aspects of analog/SPICE, starting with GChar for characterization and Monte Carlo/OCV analysis. And they’re … Read More → "Another New Analog Player"

New Process Modeling Mechanism

Simulation is all about using the simplest possible modeling technique that gives enough accuracy to make the results useful. Simplicity typically speeds up simulation – and, in many cases, makes the problem tractable in the first place.

But at some point, the unnecessary details that the modeling abstractions hide become necessary. At that stage, if you’re lucky, you can tweak your modeling technique to allow for the now-important effects. But eventually you may to have to take a new approach.

This is what’s happened for certain very specific processes that Coventor& … Read More → "New Process Modeling Mechanism"

featured blogs
Mar 18, 2024
Innovation in the AI and supercomputing domains is proceeding at a rapid pace, with each new advancement heralding a future more tightly interwoven with the threads of intelligence and computation. Cadence, with the release of its Millennium Platform, co-optimized with NVIDIA...
Mar 18, 2024
Cloud-based EDA tools are critical to accelerating AI chip design and verification; see how NeuReality leveraged cloud-based chip emulation for their 7NR1 NAPU.The post NeuReality Accelerates 7nm AI Chip Tape-Out with Cloud-Based Emulation appeared first on Chip Design....
Mar 5, 2024
Those clever chaps and chapesses at SiTime recently posted a blog: "Decoding Time: Why Leap Years Are Essential for Precision"...