editor's blog
Subscribe Now

Another New Analog Player

On the heels of BDA’s characterization tool, and consistent with increased activity in the analog space, yet another analog tool company is starting up: G-Analog. And it would appear that the essence of their differentiation lies in three letters: GPU.

They’re taking on some of the compute-intensive aspects of analog/SPICE, starting with GChar for characterization and Monte Carlo/OCV analysis. And they’re harnessing the massively parallel capabilities of GPUs to achieve what they say is up to a 50x speed advantage over “traditional” tools.

They’re targeting small- to medium-sized companies that tend not to have the large server farms necessary to accelerate analysis on traditional machines. Instead, you can use graphics accelerator cards. These actually aren’t cheap – G-Analog says that a high-end one is around $3500 (which can actually buy you a lot of server, although doesn’t require the floorspace); each GChar license allows up to four such cards.

You can find more in their release.

Leave a Reply

featured blogs
Sep 19, 2024
I just saw an awesome presidential debate remix video by David Scott (a.k.a. the Kiffness). I'd never heard of David before. I'll never forget him now....

featured paper

A game-changer for IP designers: design-stage verification

Sponsored by Siemens Digital Industries Software

In this new technical paper, you’ll gain valuable insights into how, by moving physical verification earlier in the IP design flow, you can locate and correct design errors sooner, reducing costs and getting complex designs to market faster. Dive into the challenges of hard, soft and custom IP creation, and learn how to run targeted, real-time or on-demand physical verification with precision, earlier in the layout process.

Read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
19,620 views