New Approaches to Old Problems

A Hot DATE in Dresden

by Dick Selwood

The Dresden conference centre was designed to represent a stark modern contrast to the restored Baroque buildings of the old town of Dresden. For some reason, the architects decided to build a curved building with one floor on a slope, cutting through other, flat, floors. The entrance is up a long flight of stairs, exposed to the wind and rain blowing across the river Elbe. The conference rooms are all provided with wonderful glass walls overlooking the river, which have to be blacked out if you want to be able to see the information projected onto the screen.

However, it is the the main conference venue for Silicon Saxony, a “cluster” of high tech companies ranging from semiconductor manufacturers Global Foundries and Infineon to a wide range of supporting and related businesses: over 300 companies are part of the network. And it is where, in alternate years, the academic community engaged in EDA make their spring pilgrimage to the DATE Conference.  Read More

latest news

July 24, 2014

Cadence Introduces Three New OrCAD PCB Products Targeting Emerging Electronic Product Design Challenges

July 23, 2014

Mentor Graphics Launches New Xpedition Data Management Design Solution to Ensure Flow-Wide PCB Data Accuracy, Integrity, and Security for the Enterprise

July 10, 2014

Agilent Technologies Introduces Industry’s Most Accurate Test Solution for USB 3.1 Receivers

July 09, 2014

Indium Corporation Announces RMA-155 Pb-Free Solder Paste

July 03, 2014

Board test and debug security via JTAG, IJTAG is explored in new eBook

July 01, 2014

Molex Backplane Pin Map Configurator Makes Designing Custom Products Easy

Agilent Technologies Introduces ADS DDR4 Compliance Test Bench for Solving the Simulation-Measurement Correlation Challenge

Zuken reduces manufacturing costs with latest E³.series release

June 27, 2014

Isola Introduces Ultra-Low Loss Materials for 100 Gigabit Ethernet Applications

June 26, 2014

Altium and In-Circuit Design partner to provide new extensions for Altium Designer to respond to challenges in high-speed design

June 25, 2014

First 7-channel, NMOS low-side driver replaces Darlington transistor arrays in high-voltage systems

Altium Releases Next Generation Vault for Collaboration and ECAD Design Data Management

June 24, 2014

Altium Releases Next Generation Vault for Collaboration and ECAD Design Data Management

June 17, 2014

EMA Component Information Portal 5.0 Integrates All Aspects of New Part Creation

June 10, 2014

Create a power supply board layout in minutes with TI’s WEBENCH® PCB Export

Board News Archive

Exposed by Tools

The Dark Side of Reporting Features

by Bryon Moyer

Board Revolution

Part 2 - Mentor Xpedition

by Kevin Morris

Board Revolution

Part 1 - Cadence Allegro TimingVision

by Kevin Morris


More Than Superconductors?

by Bryon Moyer

DesignCon and Beyond

Fish Fry Takes on DesignCon 2014

by Amelia Dalton

Board Article Archive


Editors' Blog

Internet of Things- This Season's Trend

posted by Dick Selwood


3D-IC Planning

posted by Bryon Moyer

How do you figure out the best way to arrange all of the pieces that are going to go into your 3D-IC/2.5D-IC/SiP? (2-Apr)

Debug Trick Uses CPU Cache as RAM

posted by Jim Turley

Can't bring up your new hardware because the %#$@! thing won't even boot? Can't access even basic RAM? Try using the CPU's on-chip cache like RAM and find the bug! (26-Feb)

Shocking Integration

posted by Bryon Moyer

You’ve been able to figure out where your PCB board needs Shocking Technologies’ ESD protection, but implementing that has been manual. Up to now. (11-Jul)

Sixty years plus

posted by Dick Selwood


Board Editors' Blog Archive



Off to the Android Races

Posted on 07/24/14 at 9:23 AM by EEMBCpres

Hi. One quick comment pertaining to your sentence "Since the idea is to benchmark the platform, not the program, doubling up on optimized and non-optimized code makes sense."
EEMBC uses the terms peak and base, respectively, to refer to the CPU portion o…

Improved FPGA Tool Results

Posted on 07/23/14 at 8:38 PM by JohnSwan

Fresh approach. They're exploring the constraint space in the cloud.

8-bit pixel sunglasses implore everyone around you to deal with it

Posted on 07/22/14 at 8:24 PM by SteveNordquis4

It's Season 1 of CSI:Miami, surely; but the Poor Taste Conference cred. is surely the monopsony behind the production run.

An Irregular Street Scene

Posted on 07/21/14 at 9:45 AM by bmoyer

How do you see the pros and cons of plasma dicing?

FPGAs in the IoT

Posted on 07/17/14 at 9:44 AM by mwipliez

"One of the challenges of bringing FPGAs to markets where software-programmable solutions like MCUs have traditionally ruled is bringing the design team up to speed with creating FPGA designs"

I think the challenge to replace MCUs by FPGAs is simply th…

Board Forum Archive

subscribe to our board design newsletter

On Demand

15Gb/s HMC Interface for UltraScale Devices

Xilinx and Open-Silicon HMC Memory Solution

Leading Up to PCI Express 4.0

Selecting an Operating System (OS) for Embedded Application

Navigating the FDA Approval Process for Your Software Based Medical Device

Protium Rapid Prototyping Platform

Static Timing Analysis and Constraint Validation

Getting PCB Designs to Market Quickly with OrCAD PCB Design Tools at FTD Automation

OpenCL on FPGAs for GPU Programmers

Solving the ASIC Prototype Partition Problem with Synopsys ProtoCompiler

Leveraging MIPI D-PHY-based Peripherals in Embedded Designs

Bridging MIPI Technologies with ULD FPGAs

Announcing ProtoCompiler for Multi-FPGA Prototyping

Vivado IP Flows

New Approaches to Hardware Acceleration Using Ultra Low Density FPGAs

Scripted Flows in Vivado Design Suite

Vivado IP Integrator

Industrial Temperature Measurement Solutions

Graphics Rendering and Video Processing with Altera SoC and Helio View Dev Kit

High Speed Converters: What? Why? (and a little How?)

Developing Clean Efficient Power with LLC Resonant Converters with Infineon

Infineon's 8th Generation of RF Transistors Maximize Receiver Sensitivity and Range

It's an Analog World After All

Accelerating Open Source Security Using OpenCL & Altera FPGAs

Vivado Design Suite: Integrated Design Environment

System Design with Advance FPGA Timing Models

Accelerating System Bandwidth with FPGAs and Hybrid Memory Cube

Rigid-Flex and Embedded Components

Verify Design Performance with PADS Best-in-Class Simulation and Analysis

Maximize Your Power and Efficiency with PADS Interactive Placement and Routing

Cadence Low Power Solution - RTL to GDSII Low Power Design

Routing Interfaces Quickly & Efficiently on PCBs

Overcome the Challenges of Highly Constrained Designs

SmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to SDR Memory User’s Guide

Cadence Tempus Timing Signoff Solution

Building a New Type of IP Factory

Battery Management Solutions

100G Ethernet Packet Parsing with Spacetime

Enabling the Internet of Things: Introducing Atmel SAM D20 Cortex M0+ Family

It’s Easy to Protect Your Embedded System from Theft

Advanced Smart Display Solutions

What is Design Security in a Mainstream SoC?

How to Design a Sigma Delta Mixer Circuit

It's the Software, Silly! - Success with FPGA-based Prototyping

World's Smallest FPGAs Solve 4 Big Problems

Board On Demand Archive

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register