New Approaches to Old Problems

A Hot DATE in Dresden

by Dick Selwood

The Dresden conference centre was designed to represent a stark modern contrast to the restored Baroque buildings of the old town of Dresden. For some reason, the architects decided to build a curved building with one floor on a slope, cutting through other, flat, floors. The entrance is up a long flight of stairs, exposed to the wind and rain blowing across the river Elbe. The conference rooms are all provided with wonderful glass walls overlooking the river, which have to be blacked out if you want to be able to see the information projected onto the screen.

However, it is the the main conference venue for Silicon Saxony, a “cluster” of high tech companies ranging from semiconductor manufacturers Global Foundries and Infineon to a wide range of supporting and related businesses: over 300 companies are part of the network. And it is where, in alternate years, the academic community engaged in EDA make their spring pilgrimage to the DATE Conference.  Read More

latest news

April 15, 2014

Zuken gives CADSTAR users a productivity boost with new high-speed routing features

April 11, 2014

New eBook explains faster parallel programming of memories via JTAG on manufacturing lines

April 01, 2014

Zuken strengthens industry's only product-centric design solution

March 27, 2014

Panasonic, Siemens and Printed Electronics share innovation experience at Zuken annual conferences

March 26, 2014

Mentor Graphics Announces Lean NPI Solution to Seamlessly Automate PCB Design and Manufacturing Processes for Optimum Productivity

March 25, 2014

Isola Introduces Certification Program for PCB Fabricators

March 21, 2014

Altium Partners with Octopart in Developer Program for Altium Designer

March 20, 2014

Altium Unveils Automotive Safety Support Program for ISO 26262 Certification

March 19, 2014

EMA Offers Expanded Power IC Model Library for Cadence PSpice

Altium Unveils Automotive Safety Support Program for ISO 26262 Certification

March 18, 2014

Intersil Introduces Digital Power Modules That Speed Time to Market and Eliminate Need for Complex Power Circuit Design

March 17, 2014

Mentor Graphics Launches New Xpedition Platform to Optimize Advanced PCB Systems Design Productivity

March 10, 2014

Customize and simulate analog designs with TI’s WEBENCH® Schematic Editor

March 05, 2014

Cadence Announces New Allegro TimingVision Environment to Speed Timing Closure of High-Speed PCB Interfaces by up to 67%

February 27, 2014

Altium announces release v5.0 of TASKING C compiler for ARM Cortex-M microcontrollers

Board News Archive

Exposed by Tools

The Dark Side of Reporting Features

by Bryon Moyer

Board Revolution

Part 2 - Mentor Xpedition

by Kevin Morris

Board Revolution

Part 1 - Cadence Allegro TimingVision

by Kevin Morris


More Than Superconductors?

by Bryon Moyer

DesignCon and Beyond

Fish Fry Takes on DesignCon 2014

by Amelia Dalton

Board Article Archive


Editors' Blog

Internet of Things- This Season's Trend

posted by Dick Selwood


3D-IC Planning

posted by Bryon Moyer

How do you figure out the best way to arrange all of the pieces that are going to go into your 3D-IC/2.5D-IC/SiP? (2-Apr)

Debug Trick Uses CPU Cache as RAM

posted by Jim Turley

Can't bring up your new hardware because the %#$@! thing won't even boot? Can't access even basic RAM? Try using the CPU's on-chip cache like RAM and find the bug! (26-Feb)

Shocking Integration

posted by Bryon Moyer

You’ve been able to figure out where your PCB board needs Shocking Technologies’ ESD protection, but implementing that has been manual. Up to now. (11-Jul)

Sixty years plus

posted by Dick Selwood


Board Editors' Blog Archive



Attack of the Tiny Terrors

Posted on 04/23/14 at 6:10 PM by Jim Turley

Jim Turley
Very true. And Actel (now Microsemi) has something similar. Farther back, Scenix did all of its peripherals in software; there were no "real" peripherals at all, just code.

CEO For a Day

Posted on 04/23/14 at 6:08 PM by Jim Turley

Jim Turley
Think you've got what it takes to be a Silicon Valley CEO? Let's hear it.

Communications Out of Thin Air

Posted on 04/23/14 at 1:24 PM by bmoyer

Just to clarify something that comes up frequently in your comments, I never intended to assert that this was specifically energy-free. The point is that the system doesn't have to generate the radiated signal - it bounces the existing one. It, of course,…

Toward Ten TeraFLOPS

Posted on 04/23/14 at 1:09 PM by TotallyLost


The big mistake is to assume you really want to cool a multi-megawatt system with air. At some point the energy cost to cool/move the air, is significantly more than the electronics itself -- reflected not only in direct energy costs, but incre…

Freescale Goes Nuts for ARM

Posted on 04/23/14 at 12:28 PM by TotallyLost

The product line is certainly very interesting ... and is likely to give Microchip and Atmel some competition smiling

The motor controllers and multicore Arm's are a game changer.

Board Forum Archive

subscribe to our board design newsletter

On Demand

Understand USB Controllers and Their Performance Specs

Comparing 3D Memory Solutions and Their Market Applications

Artix-7 FPGA Transceiver: The Industry's Most Capable Transceiver in a Low-End Device

Xilinx Broadest Cost Effective All Programmable Low-end Portfolio

New Approaches to Hardware Acceleration Using Ultra Low Density FPGAs

Using Low Cost, non-volatile PLDs in System Applications

Scripted Flows in Vivado Design Suite

Vivado IP Integrator

The Exploding Variety of New Interfaces for Mobile SoCs

FPGA Product Support and EOL as Past Performance Indicators

Industrial Temperature Measurement Solutions

OTN Transport of Baseband Radio Serial Protocols in C-RAN Architecture for Mobile Network Applications

Graphics Rendering and Video Processing with Altera SoC and Helio View Dev Kit

High Speed Converters: What? Why? (and a little How?)

Developing Clean Efficient Power with LLC Resonant Converters with Infineon

Infineon's 8th Generation of RF Transistors Maximize Receiver Sensitivity and Range

It's an Analog World After All

Accelerating Open Source Security Using OpenCL & Altera FPGAs

Vivado Design Suite: Integrated Design Environment

Accelerating System Bandwidth with FPGAs and Hybrid Memory Cube

Rigid-Flex and Embedded Components

Verify Design Performance with PADS Best-in-Class Simulation and Analysis

Maximize Your Power and Efficiency with PADS Interactive Placement and Routing

Cadence Low Power Solution - RTL to GDSII Low Power Design

Routing Interfaces Quickly & Efficiently on PCBs

Overcome the Challenges of Highly Constrained Designs

SmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to SDR Memory User’s Guide

Cadence Tempus Timing Signoff Solution

Building a New Type of IP Factory

Battery Management Solutions

100G Ethernet Packet Parsing with Spacetime

Enabling the Internet of Things: Introducing Atmel SAM D20 Cortex M0+ Family

It’s Easy to Protect Your Embedded System from Theft

Advanced Smart Display Solutions

What is Design Security in a Mainstream SoC?

How to Design a Sigma Delta Mixer Circuit

It's the Software, Silly! - Success with FPGA-based Prototyping

World's Smallest FPGAs Solve 4 Big Problems

Market-Specific Custom IC Solutions

Enabling New Applications with NFC Connectivity and Energy Harvesting

Introducing Digitally Enhanced Power Analog

How To Save 99% on Your Next Mixed Signal ASIC Design (part 2 of a 3-part series)

DO-254 Requirements Traceability with Spec-TRACER

Low-Power Estimation & Verification With ZeBu

How To Save 75% on Your Next ASIC Design

Timing Closure Made Easier with Stylus

Solving the 100Gbps Challenge with ABAX2

Beyond Physical: Solving High-end FPGA Design Challenges

Fast, Efficient RTL Debug for Programmable Logic Designs

Board On Demand Archive

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register