Bend it like Silicon

Flexible Silicon and Plastic Circuits

by Dick Selwood

For some years, when I have travelled, my passport has been stowed in my hip pocket. This has worked well (apart from the incident with the cool wash cycle) but did mean that my passport developed a firm curve. Earlier this year I needed a new passport, and when it arrived, there was a firm instruction: "Do not Bend". This is, presumably, because it has a chip inside, and, as we all know, silicon does not bend. But when you talk to, among others, Gerhard Klink of the Fraunhofer Institute's "Group Polytronic Technologies" in Munich, he can show silicon bending. It is easy, really. You start with a standard wafer, build up your circuit on one side, and then remove the back side of the wafer mechanically until you achieve a thickness of less than 25 microns. (The technology for making wafers thinner has been well developed for MEMS sensors and related products.) At this thickness, it is possible to bend silicon easily.  Read More


latest news

June 30, 2015

Zuken Offers Improved Productivity and Enhanced Collaboration with Latest E³.series Release

TE Connectivity’s Micro Circular Connectors Now Available Globally

June 25, 2015

AVX Adds 12+ High-Reliability Tantalum SMD Capacitors to its Proven TMJ S1gma™ Series

June 22, 2015

Keysight Technologies Announces Asygn’s, Kalray’s Successful Use of its Simulation Tool Suite to Validate PCI Express® Gen3 Serial Links

June 18, 2015

Nanonics Connectors from TE Connectivity Offer Weight and Cost Savings

June 16, 2015

Avnet Electronics Marketing Experts to Address IoT and Embedded Linux Development Opportunities at Freescale Technology Forum

Keysight Technologies to Exhibit Latest PCI Express® Design, Test Solutions at PCI-SIG® Developers Conference

June 12, 2015

Altium Announces New Feature Updates to Enterprise Data Management Solution for Enhanced Design Data Management

June 09, 2015

Keysight Technologies to Demonstrate Latest RF Circuit, System and 3D Electromagnetic Design and Simulation, Device Modeling Solutions at 52nd Annual DAC

May 27, 2015

Altium Releases New PCB Design Tool Engineered for SOLIDWORKS(r) Collaboration

May 26, 2015

Mentor Graphics Announces FloTHERM XT with EDA Connectivity for Advanced Thermal Management

May 22, 2015

Altium Adds New Extension to Flagship PCB Design Tool for Seamless SOLIDWORKS(r) Collaboration

May 21, 2015

Cadence Strengthens Allegro Technology Portfolio To Make Design Cycles Shorter and More Predictable

May 19, 2015

HUBER+SUHNER provides live demonstrations of termination techniques affiliated with “EACON” field-mountable cable assembly products at IMS 2015

May 15, 2015

Altium Announces Worldwide Launch of New Open Beta Program for Free PCB Design Tool

Board News Archive

Insights from the 3D Printing Conference and Expo

Technology and Art Attempt to Walk Hand-in-Hand Toward the Future

by Larra Morris

Changing the PCB Axis

Mentor PADS Redefines the Board Genre

by Kevin Morris

A Circuit Board for the Bees

Unexpected Technology on the Farm

by Bryon Moyer

Cramming Moore Components

Moore’s Law Turns Fifty

by Kevin Morris

Bringing Flexy Back

Molex and the Connectors of Tomorrow

by Amelia Dalton

Board Article Archive

 

Editors' Blog

Raspberry Pi: The next generation

posted by Dick Selwood

The little board that can now has more processing power and double the memory (3-Feb)

Planning PCB, Package, and Die Together

posted by Bryon Moyer

Cadence’s OrbitIO tries to tie together disparate tools and inefficient ways of planning pinouts. (31-Jul)

Internet of Things- This Season's Trend

posted by Dick Selwood

(10-Mar)

3D-IC Planning

posted by Bryon Moyer

How do you figure out the best way to arrange all of the pieces that are going to go into your 3D-IC/2.5D-IC/SiP? (2-Apr)

Debug Trick Uses CPU Cache as RAM

posted by Jim Turley

Can't bring up your new hardware because the %#$@! thing won't even boot? Can't access even basic RAM? Try using the CPU's on-chip cache like RAM and find the bug! (26-Feb)

Board Editors' Blog Archive

 

forum

Sensing a New Generation

Posted on 07/05/15 at 5:28 PM by Lord Loh.

Lord Loh.
Congratulations Amelia !!!

IoT Security

Posted on 06/29/15 at 11:43 AM by TotallyLost

TotallyLost
As stated in the article, the more complex the IoT solution is, the more points there will be for exploits.

The real problem is the complete lack of old school KISS -- Keep It Simple Stupid!!!

There is significant security in a $100 bill, targeted s…

After Intel and Altera

Posted on 06/27/15 at 9:46 AM by gobeavs

What will happen next is that Xilinx will get bought too. That seems to be the pattern in the semiconductor industry. If Broadcom and Altera can get bought so can Xilinx. Semiconductor industry is consolidating rapidly.

Maximizing Flash Lifetimes

Posted on 06/24/15 at 4:06 PM by Lord Loh.

Lord Loh.
http://spectrum.ieee.org/semiconductors/memory/flash-memory-survives-100-million-cycles

This article appeared in 2012. Macronix was annealing flash to extend it's life.

Does anyone know whether it has been commercialised yet? or Licensed out?

After Intel and Altera

Posted on 06/24/15 at 12:29 AM by beercandyman

Intel will use it's sales force to get FPGAs into places that Altera never sold into before. While Intel loves margins they can take lower margins with strategic accounts that Xilinx won't be able to match. Also Intel makes boards. Altera and Xilinx only …

Board Forum Archive

subscribe to our board design newsletter



On Demand

Meet PPA and Turnaround Time Requirements at Advanced Nodes with Innovus Implementation System

Inductance-to-Digital Converters Revolutionize Position & Rotation Sensing

Connecting ZYNQ-7000 All Programmable SoCs with TE Connectivity Interconnect Products

i.MX 6SoloX – Freescale’s New Heterogeneous Multicore Applications Processor

Kintex UltraScale DSP Kit with 8 Lane JESD204B interface

Xylon: Face detection C-callable RTL IP with MicroZed vision kit

Massive DDR4 Memory Bandwidth with Xilinx UltraScale FPGAs

Cadence Perspec System Verifier SW Driven SoC Verification Automation

USB Type-C Solutions

Efficient Product Creation with Allegro and Sigrity Solutions

Mixed Signal Verification: The Long and Winding Road

Debug This! Class-based testbench debugging with Visualizer

Sigrity PowerSI Tackles SSO Noise: Customer Success Story

Accelerating Your Analog Output Design

Model-Based Design for Xilinx Zynq & Altera SoC Devices

What’s New in PSpice 16.6

Solution for Heterogeneous Multicore Embedded Systems

MathWorks Connects to Hardware

Architecture Matters: Three Architectural Insights for SoC FPGAs

Delivering Higher FPGA Utilization & Performance: UltraScale Architecture

From Simulation to Emulation – A Fully Reusable UVM Framework

The Vault

FRAM Technology: The Next Generation of Non-volatile Memory for Microcontrollers

Function Enablement with 8-bit PIC Microcontrollers

4-Channel Analog Front End Solution

What is Electrically Aware Design?

Increase FPGA Performance with Enhanced Capabilities of Synplify Pro & Premier

Physically Aware Synthesis Techniques to Lower Power, Improve Timing, Congestion & Correlation

Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

PADS VX: Redefining Productivity

Integrating Electronic Design Analysis Upstream, Downstream, and Sideways

Vivado In-System Debug

Product-Centric Design with Virtual Prototyping

Design Control, Data & Comparison with PADS Design Archive

Protium Rapid Prototyping Platform

Static Timing Analysis and Constraint Validation

Vivado IP Flows

Scripted Flows in Vivado Design Suite

Vivado IP Integrator

Board On Demand Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register