New Approaches to Old Problems

A Hot DATE in Dresden

by Dick Selwood

The Dresden conference centre was designed to represent a stark modern contrast to the restored Baroque buildings of the old town of Dresden. For some reason, the architects decided to build a curved building with one floor on a slope, cutting through other, flat, floors. The entrance is up a long flight of stairs, exposed to the wind and rain blowing across the river Elbe. The conference rooms are all provided with wonderful glass walls overlooking the river, which have to be blacked out if you want to be able to see the information projected onto the screen.

However, it is the the main conference venue for Silicon Saxony, a “cluster” of high tech companies ranging from semiconductor manufacturers Global Foundries and Infineon to a wide range of supporting and related businesses: over 300 companies are part of the network. And it is where, in alternate years, the academic community engaged in EDA make their spring pilgrimage to the DATE Conference.  Read More


latest news

August 19, 2014

Zuken and SiSoft unite to provide multi-gigabit design and analysis solutions

August 13, 2014

CLIK-Mateä1.50mm Wire-to-Board Connector System from Molex Offers Widest Range of Mechanical and Electrical Options

August 04, 2014

Mouser to Release New MultiSIM BLUE Powered by National Instruments

July 30, 2014

Altium announces new TASKING C compiler for Renesas RH850 automotive microcontroller family

July 28, 2014

ProTek Devices Intros TVS Arrays for Board-Level Circuit Protection in Wireless, Telecom Equipment

July 24, 2014

Cadence Introduces Three New OrCAD PCB Products Targeting Emerging Electronic Product Design Challenges

July 23, 2014

Mentor Graphics Launches New Xpedition Data Management Design Solution to Ensure Flow-Wide PCB Data Accuracy, Integrity, and Security for the Enterprise

July 10, 2014

Agilent Technologies Introduces Industry’s Most Accurate Test Solution for USB 3.1 Receivers

July 09, 2014

Indium Corporation Announces RMA-155 Pb-Free Solder Paste

July 03, 2014

Board test and debug security via JTAG, IJTAG is explored in new eBook

July 01, 2014

Molex Backplane Pin Map Configurator Makes Designing Custom Products Easy

Agilent Technologies Introduces ADS DDR4 Compliance Test Bench for Solving the Simulation-Measurement Correlation Challenge

Zuken reduces manufacturing costs with latest E³.series release

June 27, 2014

Isola Introduces Ultra-Low Loss Materials for 100 Gigabit Ethernet Applications

June 26, 2014

Altium and In-Circuit Design partner to provide new extensions for Altium Designer to respond to challenges in high-speed design

Board News Archive

Exposed by Tools

The Dark Side of Reporting Features

by Bryon Moyer

Board Revolution

Part 2 - Mentor Xpedition

by Kevin Morris

Board Revolution

Part 1 - Cadence Allegro TimingVision

by Kevin Morris

Ultraconductors

More Than Superconductors?

by Bryon Moyer

DesignCon and Beyond

Fish Fry Takes on DesignCon 2014

by Amelia Dalton

Board Article Archive

 

Editors' Blog

Planning PCB, Package, and Die Together

posted by Bryon Moyer

Cadence’s OrbitIO tries to tie together disparate tools and inefficient ways of planning pinouts. (31-Jul)

Internet of Things- This Season's Trend

posted by Dick Selwood

(10-Mar)

3D-IC Planning

posted by Bryon Moyer

How do you figure out the best way to arrange all of the pieces that are going to go into your 3D-IC/2.5D-IC/SiP? (2-Apr)

Debug Trick Uses CPU Cache as RAM

posted by Jim Turley

Can't bring up your new hardware because the %#$@! thing won't even boot? Can't access even basic RAM? Try using the CPU's on-chip cache like RAM and find the bug! (26-Feb)

Shocking Integration

posted by Bryon Moyer

You’ve been able to figure out where your PCB board needs Shocking Technologies’ ESD protection, but implementing that has been manual. Up to now. (11-Jul)

Board Editors' Blog Archive

 

forum

Cheap Chips

Posted on 08/27/14 at 1:44 PM by dougwithau

Can you still do the "sea of gates" ASIC. The foundry would build an ASIC with lots of gates and leave the top metal layers off for later. The task was putting together the top layer (or 2) of metal interconnect.
It cost $80-100K in NRE 10 years ago. Mu…

Cheap Chips

Posted on 08/27/14 at 11:29 AM by Dick Selwood

Dick Selwood
What do you think about getting an ASIC without the millions of dollars price tag?

Using Accelerometers to Check for a Fever

Posted on 08/25/14 at 10:03 AM by bmoyer

bmoyer
Are you using vibration as a way to detect issues before they become issues?

Middle Child Syndrome

Posted on 08/19/14 at 11:17 AM by kevin

kevin
Do you plan to do any design with 20nm? Do the benefits justify the incremental cost?

Life Under 20

Posted on 08/18/14 at 9:43 AM by bmoyer

bmoyer
We've seen new equipment for the 16/14 node... Are there other challenges at that node we haven't covered?

Board Forum Archive

subscribe to our board design newsletter



On Demand

Verification Made Easy with Memory Models

PADS VX: Redefining Productivity

Faster Wiring and Harness Design

EWIS Requirements: The Business Challenge

Integrating Electronic Design Analysis Upstream, Downstream, and Sideways

Defining Different Types of USB Controllers

Vivado In-System Debug

Product-Centric Design with Virtual Prototyping

Design Control, Data & Comparison with PADS Design Archive

Protium Rapid Prototyping Platform

Static Timing Analysis and Constraint Validation

Xilinx at NAB 2014 | OmniTek Ultra 4K Tool Box

UltraScale Devices Integrated 100G Ethernet IP Demo

Solving the ASIC Prototype Partition Problem with Synopsys ProtoCompiler

Bridging MIPI Technologies with ULD FPGAs

Vivado IP Flows

Scripted Flows in Vivado Design Suite

Security Aspects of Lattice Semiconductor iCE40 Mobile FPGA Devices

Vivado IP Integrator

Solving Today's Interface Challenges with Ultra-Low Density FPGA Bridging Solutions

Industrial Temperature Measurement Solutions

Graphics Rendering and Video Processing with Altera SoC and Helio View Dev Kit

High Speed Converters: What? Why? (and a little How?)

Developing Clean Efficient Power with LLC Resonant Converters with Infineon

Infineon's 8th Generation of RF Transistors Maximize Receiver Sensitivity and Range

It's an Analog World After All

Accelerating Open Source Security Using OpenCL & Altera FPGAs

Vivado Design Suite: Integrated Design Environment

System Design with Advance FPGA Timing Models

Accelerating System Bandwidth with FPGAs and Hybrid Memory Cube

Rigid-Flex and Embedded Components

Verify Design Performance with PADS Best-in-Class Simulation and Analysis

Maximize Your Power and Efficiency with PADS Interactive Placement and Routing

Cadence Low Power Solution - RTL to GDSII Low Power Design

Hardware in the Loop from the MATLAB/Simulink Environment

Routing Interfaces Quickly & Efficiently on PCBs

Overcome the Challenges of Highly Constrained Designs

Cadence Tempus Timing Signoff Solution

Building a New Type of IP Factory

Battery Management Solutions

100G Ethernet Packet Parsing with Spacetime

Enabling the Internet of Things: Introducing Atmel SAM D20 Cortex M0+ Family

The Great Divide: Why Next-Generation FPGA Designs will be Hierarchical and Team-Based

Board On Demand Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register