Over the FR4 and Through the Woods

To Grandma's PCB We Go

by Amelia Dalton

This week’s Fish Fry is all about your next PCB design. From power integrity to mixed-signal place and route, from Gerber files to schematics, from output pins over the FR4 and through the vias, to grandma’s house we go. My first guest this week is Greg Lebsack from Tanner EDA, and we discuss why you want a digital place and route tool, integrating ye ol’ analog into your next design, and what Tanner EDA brings to the mixed-signal party. Next up, we bring in Hemant Shah from Cadence Design Systems to chat about one of the biggest pain points of PCB design: the hand off to manufacturing. Hemant and I investigate a rapidly expanding industry consortium that is hoping to change all of that awful file hand off once and for all.  Read More


latest news

November 18, 2014

AVX Releases New SMPS Capacitor Simulation Software

November 12, 2014

Altium and element14 Partner to Distribute New PCB Design Tool CircuitStudio

November 10, 2014

Digi-Key Expands Portfolio of EDA Software Tools

November 07, 2014

Mouser's MultiSIM BLUE Offers Free All-in-One Tool and Support Site to Quickly Unleash Your 'Next Great Thing'

November 04, 2014

Digi-Key and Mentor Graphics Unveil Innovative & Affordable Tools for the PCB Design Engineer: Designer Schematic™ and Designer Layout™

November 03, 2014

Mentor Graphics Announces Enhanced Flowmaster Tool for Advanced Thermo-Fluid Analysis Simulation

October 28, 2014

Mentor Graphics Announces Xpedition System Designer for Comprehensive Multi-board Systems Development

October 21, 2014

ASSET InterTech and Mentor Graphics IJTAG interoperability empowers two-way validation flow between chips and boards

Altium and Aras Partner for Next Generation ECAD/MCAD Collaboration in PLM Environments

October 15, 2014

Zuken’s Enhanced Project Management Expertise to Benefit Global Customers

October 08, 2014

Altium announces Altium Designer 15 to ease high speed PCB design woes

October 02, 2014

Mouser Speeds Design with Launch of MultiSIM BLUE, Powered by NI

October 01, 2014

Altium broadens ARM Cortex-M device support to its TASKING C compiler for ARM

September 16, 2014

Major Taiwanese DMS Company Pegatron Establishes New PCB Design Flow through Technical Cooperation with Zuken

September 09, 2014

Zuken Launches Entry-level PCB Design Bundle for $999

Board News Archive

Sights on Systems

Mentor Elevates PCB Game

by Kevin Morris

Makers Conquer the World

From Artisan to Arduino at World Maker Faire

by Kevin Morris

Going Vertical

Ecosystem for Interposer-based Design?

by Kevin Morris

New Approaches to Old Problems

A Hot DATE in Dresden

by Dick Selwood

Exposed by Tools

The Dark Side of Reporting Features

by Bryon Moyer

Board Article Archive

 

Editors' Blog

Planning PCB, Package, and Die Together

posted by Bryon Moyer

Cadence’s OrbitIO tries to tie together disparate tools and inefficient ways of planning pinouts. (31-Jul)

Internet of Things- This Season's Trend

posted by Dick Selwood

(10-Mar)

3D-IC Planning

posted by Bryon Moyer

How do you figure out the best way to arrange all of the pieces that are going to go into your 3D-IC/2.5D-IC/SiP? (2-Apr)

Debug Trick Uses CPU Cache as RAM

posted by Jim Turley

Can't bring up your new hardware because the %#$@! thing won't even boot? Can't access even basic RAM? Try using the CPU's on-chip cache like RAM and find the bug! (26-Feb)

Shocking Integration

posted by Bryon Moyer

You’ve been able to figure out where your PCB board needs Shocking Technologies’ ESD protection, but implementing that has been manual. Up to now. (11-Jul)

Board Editors' Blog Archive

 

forum

A Sale of Thirty-Two Bitties

Posted on 11/19/14 at 3:08 PM by WEATHERBEE

My suggestion: Dump the uncompetitive x86 and commodity ARM plans and focus on GPGPU and high-performance computing.

A Sale of Thirty-Two Bitties

Posted on 11/19/14 at 2:09 PM by TotallyLost

TotallyLost
I've done a couple server designs around Intel Xeon products, and while general documentation is easy to access with NDA, unless there are serious sales numbers behind the design, it's difficult to get additional support or docs.

AMD has been even a bi…

Build Your Own RTOS in 30 Minutes

Posted on 11/19/14 at 12:41 PM by ericverhulst

Just from SynthOS website:
- "Interrupts are supported. System used forced cooperation for multitasking rather than pre-emption."
Then look at the figures for interrupt latency, context switch time, etc.
=> pretty slow compared to any other embedded RT…

Managing Encryption

Posted on 11/17/14 at 10:33 AM by bmoyer

bmoyer
Does HCC Embedded's way of managing encryption strike the right balance between centralization and flexibility?

Build Your Own RTOS in 30 Minutes

Posted on 11/17/14 at 6:35 AM by Rutan65

Well, I don't consider Linux a real real-time OS. Does SynthOS generate a pre-emptive OS?
What about interrupt latency in terms of something like "number of instructions"?
Task switching time is also an important parameter. Can you supply some numbers o…

Board Forum Archive

subscribe to our board design newsletter



On Demand

Power-Aware Verification in Mixed-Signal Simulation

Assertion-Based Emulation Using Veloce

SoC Interconnect Verification

The Vault

OrCAD Now! Signal Integrity Presentation

OrCAD Now – PSpice

Xilinx Product Teardown at ARM Tech Con: What's In There Besides Zynq SoCs?

Xilinx at ARM TechCon 2014: Booth demonstration presented by National Instruments

TripleCheck VIP

FRAM Technology: The Next Generation of Non-volatile Memory for Microcontrollers

Function Enablement with 8-bit PIC Microcontrollers

4-Channel Analog Front End Solution

How to Debug Double Patterning results using Calibre RealTime

How to select specific rule checks for a Calibre DRC run

Speed IP Bring-up and SoC Validation with HAPS-DX

Synopsys ProtoCompiler for RTL Debug with HAPS Systems

What is Electrically Aware Design?

Five Ways to Build Flexibility into Industrial Applications with FPGAs

Advanced System Management with Analog Non-volatile FPGAs

Increase FPGA Performance with Enhanced Capabilities of Synplify Pro & Premier

Physically Aware Synthesis Techniques to Lower Power, Improve Timing, Congestion & Correlation

Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

PADS VX: Redefining Productivity

Integrating Electronic Design Analysis Upstream, Downstream, and Sideways

Vivado In-System Debug

Product-Centric Design with Virtual Prototyping

Design Control, Data & Comparison with PADS Design Archive

Protium Rapid Prototyping Platform

Static Timing Analysis and Constraint Validation

Bridging MIPI Technologies with ULD FPGAs

Vivado IP Flows

New Approaches to Hardware Acceleration Using Ultra Low Density FPGAs

Scripted Flows in Vivado Design Suite

Vivado IP Integrator

Solving Today's Interface Challenges with Ultra-Low Density FPGA Bridging Solutions

Industrial Temperature Measurement Solutions

Graphics Rendering and Video Processing with Altera SoC and Helio View Dev Kit

High Speed Converters: What? Why? (and a little How?)

Developing Clean Efficient Power with LLC Resonant Converters with Infineon

Infineon's 8th Generation of RF Transistors Maximize Receiver Sensitivity and Range

It's an Analog World After All

Accelerating Open Source Security Using OpenCL & Altera FPGAs

Vivado Design Suite: Integrated Design Environment

Accelerating System Bandwidth with FPGAs and Hybrid Memory Cube

Rigid-Flex and Embedded Components

Verify Design Performance with PADS Best-in-Class Simulation and Analysis

Maximize Your Power and Efficiency with PADS Interactive Placement and Routing

Cadence Low Power Solution - RTL to GDSII Low Power Design

Routing Interfaces Quickly & Efficiently on PCBs

Board On Demand Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register