Bend it like Silicon

Flexible Silicon and Plastic Circuits

by Dick Selwood

For some years, when I have travelled, my passport has been stowed in my hip pocket. This has worked well (apart from the incident with the cool wash cycle) but did mean that my passport developed a firm curve. Earlier this year I needed a new passport, and when it arrived, there was a firm instruction: "Do not Bend". This is, presumably, because it has a chip inside, and, as we all know, silicon does not bend. But when you talk to, among others, Gerhard Klink of the Fraunhofer Institute's "Group Polytronic Technologies" in Munich, he can show silicon bending. It is easy, really. You start with a standard wafer, build up your circuit on one side, and then remove the back side of the wafer mechanically until you achieve a thickness of less than 25 microns. (The technology for making wafers thinner has been well developed for MEMS sensors and related products.) At this thickness, it is possible to bend silicon easily.  Read More

latest news

May 27, 2015

Altium Releases New PCB Design Tool Engineered for SOLIDWORKS(r) Collaboration

May 26, 2015

Mentor Graphics Announces FloTHERM XT with EDA Connectivity for Advanced Thermal Management

May 22, 2015

Altium Adds New Extension to Flagship PCB Design Tool for Seamless SOLIDWORKS(r) Collaboration

May 21, 2015

Cadence Strengthens Allegro Technology Portfolio To Make Design Cycles Shorter and More Predictable

May 19, 2015

HUBER+SUHNER provides live demonstrations of termination techniques affiliated with “EACON” field-mountable cable assembly products at IMS 2015

May 15, 2015

Altium Announces Worldwide Launch of New Open Beta Program for Free PCB Design Tool

May 13, 2015

Zuken Empowers Collaboration for Product-centric Design with CR-8000 Advanced PCB Solutions

May 11, 2015

Mentor Graphics Enhances MicReD Industrial Power Tester with 4X Component Power Cycling and Thermal Testing Capabilities

May 06, 2015

Altium Adds New Features to Flagship High-Speed PCB Design Tool

April 30, 2015

TE Connectivity to Showcase Connected Building Components at LIGHTFAIR International

April 28, 2015

TE Connectivity Brings Expanded Beam Optical Technology to Size 16 Contacts

April 27, 2015

Mentor Graphics Redefines the PCB Landscape with Affordable, High-Technology Design Solutions for the Independent Engineer

April 22, 2015

Super Sabre™ Power Connector System from Molex

April 21, 2015

Cadence Expands OrCAD PCB Portfolio with New Products and Technologies to Enable Faster Product Creation

April 14, 2015

High-Temperature, Flexible Splice Kits Help Deliver Environmental and EMI Protection

Board News Archive

Insights from the 3D Printing Conference and Expo

Technology and Art Attempt to Walk Hand-in-Hand Toward the Future

by Larra Morris

Changing the PCB Axis

Mentor PADS Redefines the Board Genre

by Kevin Morris

A Circuit Board for the Bees

Unexpected Technology on the Farm

by Bryon Moyer

Cramming Moore Components

Moore’s Law Turns Fifty

by Kevin Morris

Bringing Flexy Back

Molex and the Connectors of Tomorrow

by Amelia Dalton

Board Article Archive


Editors' Blog

Raspberry Pi: The next generation

posted by Dick Selwood

The little board that can now has more processing power and double the memory (3-Feb)

Planning PCB, Package, and Die Together

posted by Bryon Moyer

Cadence’s OrbitIO tries to tie together disparate tools and inefficient ways of planning pinouts. (31-Jul)

Internet of Things- This Season's Trend

posted by Dick Selwood


3D-IC Planning

posted by Bryon Moyer

How do you figure out the best way to arrange all of the pieces that are going to go into your 3D-IC/2.5D-IC/SiP? (2-Apr)

Debug Trick Uses CPU Cache as RAM

posted by Jim Turley

Can't bring up your new hardware because the %#$@! thing won't even boot? Can't access even basic RAM? Try using the CPU's on-chip cache like RAM and find the bug! (26-Feb)

Board Editors' Blog Archive



Is Exactly-Once Delivery Possible with MQTT?

Posted on 05/28/15 at 4:01 PM by bmoyer

This is one of those topics that swirls in my head before, during, and after the time I'm writing. And, in that "after" time, I've changed my mind on something I said above. The thing about the sender setting a final state instead of an increment? I said …

Xilinx Loses Its Tail

Posted on 05/28/15 at 8:40 AM by Dick Selwood

Dick Selwood
The barrier for entry into the FPGA market has always been tools. If you talk to Altera/Xilin, you discover that they make a massive investment every year in tools. Anyone wanting to "just add some FPGA" to a SoC offering is going to have to develop a too…

Bend it like Silicon

Posted on 05/28/15 at 7:56 AM by Dick Selwood

Dick Selwood
What could you build with a flexible circuit?

Xilinx Loses Its Tail

Posted on 05/27/15 at 6:04 PM by kevin

I agree on most points. The (major) exception is that (from previous discussions) you and I have a dramatically different view on the complexity of industrial-strength software-to-gates technology. I don't think any of the companies you lis…

Xilinx Loses Its Tail

Posted on 05/27/15 at 6:04 PM by kevin

I agree on most points. The (major) exception is that (from previous discussions) you and I have a dramatically different view on the complexity of industrial-strength software-to-gates technology. I don't think any of the companies you lis…

Board Forum Archive

subscribe to our board design newsletter

On Demand

Enable Your 500G/1T OTN Line Card Today with All Programmable FPGAs

Xilinx and Ixia present 400GE and 25GE testing solutions at OFC 2015

i.MX 6SoloX – Freescale’s New Heterogeneous Multicore Applications Processor

Massive DDR4 Memory Bandwidth with Xilinx UltraScale FPGAs

Cadence Perspec System Verifier SW Driven SoC Verification Automation

USB Type-C Solutions

Efficient Product Creation with Allegro and Sigrity Solutions

Mixed Signal Verification: The Long and Winding Road

Accelerating Your Analog Output Design

Model-Based Design for Xilinx Zynq & Altera SoC Devices

Solution for Heterogeneous Multicore Embedded Systems

MathWorks Connects to Hardware

Achieve DDR3 Signoff With Power-Aware Timing Analysis

Architecture Matters: Three Architectural Insights for SoC FPGAs

Delivering Higher FPGA Utilization & Performance: UltraScale Architecture

The Vault

FRAM Technology: The Next Generation of Non-volatile Memory for Microcontrollers

Function Enablement with 8-bit PIC Microcontrollers

4-Channel Analog Front End Solution

What is Electrically Aware Design?

Increase FPGA Performance with Enhanced Capabilities of Synplify Pro & Premier

Physically Aware Synthesis Techniques to Lower Power, Improve Timing, Congestion & Correlation

Simulation Key to Automotive Challenges

Allegro FPGA System Planner

Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

PADS VX: Redefining Productivity

Faster Wiring and Harness Design

Integrating Electronic Design Analysis Upstream, Downstream, and Sideways

Vivado In-System Debug

Product-Centric Design with Virtual Prototyping

Design Control, Data & Comparison with PADS Design Archive

Protium Rapid Prototyping Platform

Static Timing Analysis and Constraint Validation

Bridging MIPI Technologies with ULD FPGAs

Vivado IP Flows

Scripted Flows in Vivado Design Suite

Vivado IP Integrator

Board On Demand Archive

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register