A Circuit Board for the Bees

Unexpected Technology on the Farm

by Bryon Moyer

This is a story about some of the finickiest customers you can imagine. It’s also a story of great patience.

Let’s start with bees. Bees make three things: wax, honey, and eggs. OK, only the queen makes the eggs, but she still qualifies as a bee. In modern commercial beekeeping, a hive consists of a stack of boxes. Each box has several “frames” inside. Each frame holds the familiar wax honeycombs built by the bees. Each new frame has a starting pattern that guides the bees as they create the honeycomb.

By hive design, the bottom box houses the queen and all of the brood (eggs and developing young). A barrier prevents the queen from moving to upper boxes and laying eggs throughout the hive (although workers can get through). So the upper boxes are only for honey. Within the brood box, the size of the starting frame pattern determines the size of the comb build-out. Larger cells house drone eggs; smaller cells house worker eggs.  Read More

latest news

April 22, 2015

Super Sabre™ Power Connector System from Molex

April 21, 2015

Cadence Expands OrCAD PCB Portfolio with New Products and Technologies to Enable Faster Product Creation

April 14, 2015

High-Temperature, Flexible Splice Kits Help Deliver Environmental and EMI Protection

New Molex High-Speed Low-Loss Flex Circuit Assemblies Deploy DuPont™ Pyralux® TK Flexible Circuit Material

April 10, 2015

TE Connectivity Adds Wire-to-Board Headers to Its Power Triple Lock Connector Family

April 09, 2015

Molex Lead-Free EON Compliant Pin Technology Delivers PCB Assembly Savings

Zuken Joins Automotive Industry Leaders to Address Sector Challenges

April 01, 2015

Zuken Announces PCB Reference Design Availability for Intel IoT Devices

March 16, 2015

Mentor Graphics Announces HyperLynx Tool for Power-Aware Signal Integrity Simulation

March 05, 2015

Keysight Technologies’ Boundary Scan Analyzer Delivers Improved Productivity, Coverage, Throughput

February 27, 2015

Keysight Technologies Introduces Bandwidth Enhanced InfiniiMax III+ Probes, Accessories for High-Speed Bus Testing

February 26, 2015

Altium announces new release of the TASKING C compiler for Renesas RH850

February 25, 2015

Altium Announces Tasking C Compiler for the Next Generation Bosch GTM-IP MCS

February 24, 2015

Digi-Key Expands Mentor Graphics’ EDA Tools Portfolio with New Features & Low-Priced Premium Bundles

Altium Announces Updates to Flagship High-Speed PCB Design Tool

Board News Archive

Cramming Moore Components

Moore’s Law Turns Fifty

by Kevin Morris

Bringing Flexy Back

Molex and the Connectors of Tomorrow

by Amelia Dalton

32 Flavors of PCB Software

Altium Brings the Goods to Makers, Startups, and Engineers Alike

by Amelia Dalton

If You Build It

Giving a Voice to Your Abode with Conexant’s Smart Home Technology

by Amelia Dalton

Safety 'n' Security

The Next Big Thing?

by Dick Selwood

Board Article Archive


Editors' Blog

Raspberry Pi: The next generation

posted by Dick Selwood

The little board that can now has more processing power and double the memory (3-Feb)

Planning PCB, Package, and Die Together

posted by Bryon Moyer

Cadence’s OrbitIO tries to tie together disparate tools and inefficient ways of planning pinouts. (31-Jul)

Internet of Things- This Season's Trend

posted by Dick Selwood


3D-IC Planning

posted by Bryon Moyer

How do you figure out the best way to arrange all of the pieces that are going to go into your 3D-IC/2.5D-IC/SiP? (2-Apr)

Debug Trick Uses CPU Cache as RAM

posted by Jim Turley

Can't bring up your new hardware because the %#$@! thing won't even boot? Can't access even basic RAM? Try using the CPU's on-chip cache like RAM and find the bug! (26-Feb)

Board Editors' Blog Archive



A Circuit Board for the Bees

Posted on 04/23/15 at 10:13 AM by bmoyer

Do you see compostable boards in your future?

Cramming Moore Components

Posted on 04/23/15 at 2:02 AM by Reiner

I agree with the statement, that Moore’s Law is slowing to a long and expensive end. However, Moore’s Law has also a long and expensive history.

The amount of intelligence we’ve been able to pack into inanimate objects has not always paralleled Moore’s…

Photographer catches his camera drone moments before it crash-lands in the ocean

Posted on 04/22/15 at 11:06 AM by kevin

I'm unsure. Some things make me suspect it could be staged:

- The camera is conveniently pointed at the guy the whole time. That would make it much easier if someone else were flying it to have it arrive at exactly the right time for him to catch it.

Photographer catches his camera drone moments before it crash-lands in the ocean

Posted on 04/22/15 at 10:34 AM by Larra

What do you guys think about this one - legit, or staged?

XMOS xCore-200 Wants to Replace Peripherals

Posted on 04/21/15 at 7:50 PM by CharlieM

The XMOS approach is MORE hardware, amounting to one CPU per driver, but it still requires software.

There is an alternative for simple systems. NL is an ALL HARDWARE method (for time- or safety-critical functions) that has NO run-time code.


Board Forum Archive

subscribe to our board design newsletter

On Demand

SDSoC Development Environment: Optimization & Debug

SDSoC Development Environment: Estimation & Implementation

Massive DDR4 Memory Bandwidth with Xilinx UltraScale FPGAs

Cadence Perspec System Verifier SW Driven SoC Verification Automation

Multiplying the Value of 16nm with UltraScale+ Devices: Staying a Generation Ahead

USB Type-C Solutions

Efficient Product Creation with Allegro and Sigrity Solutions

Mixed Signal Verification: The Long and Winding Road

Accelerating Your Analog Output Design

Model-Based Design for Xilinx Zynq & Altera SoC Devices

Library Creation Solutions

Solution for Heterogeneous Multicore Embedded Systems

MathWorks Connects to Hardware

Achieve DDR3 Signoff With Power-Aware Timing Analysis

Architecture Matters: Three Architectural Insights for SoC FPGAs

Delivering Higher FPGA Utilization & Performance: UltraScale Architecture

Software Debug Using Lauterbach TRACE32 on Veloce with Physical and Virtual Probes

A Methodology for High-Speed Nanometer Transceiver Verification, Validation, and Characterization

The Vault

FRAM Technology: The Next Generation of Non-volatile Memory for Microcontrollers

Function Enablement with 8-bit PIC Microcontrollers

4-Channel Analog Front End Solution

What is Electrically Aware Design?

Increase FPGA Performance with Enhanced Capabilities of Synplify Pro & Premier

Physically Aware Synthesis Techniques to Lower Power, Improve Timing, Congestion & Correlation

Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

PADS VX: Redefining Productivity

Integrating Electronic Design Analysis Upstream, Downstream, and Sideways

Vivado In-System Debug

Product-Centric Design with Virtual Prototyping

Design Control, Data & Comparison with PADS Design Archive

Protium Rapid Prototyping Platform

Static Timing Analysis and Constraint Validation

Bridging MIPI Technologies with ULD FPGAs

Vivado IP Flows

Scripted Flows in Vivado Design Suite

Vivado IP Integrator

Board On Demand Archive

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register