fish fry
Subscribe to EE Journal Daily Newsletter
5 + 1 =

New Layers of Complexity

Verification, SoCs, and Functional Safety

In this week’s episode of Fish Fry, we get to have our functional safety verification cake and eat it too! We’re talking about one of my all-time favorite subjects: cars! Fish Fry welcomes Sanjay Pillay (CEO of Austemper) to talk about functional safety in the world of SoCs and ASICs, how to tackle fault injection campaigns, and the future of the verification of autonomous cars. Keeping with our automotive theme this week, we also discuss the details of element14’s new IoT on Wheels’ Design Challenge.

Download this episode (right click and save)

Links for July 28, 2017

More information about Austemper Design

More information about element14’s IoT on Wheels Design Challenge

Click here to check out the Fish Fry Archive.

Click here to subscribe to Fish Fry via Podbean

Click here to get the Fish Fry RSS Feed

Click here to subscribe to Fish Fry via iTunes.

————————————

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

Darrin Billerbeck, CEO – Lattice Semiconductor

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software

Robert Blake, CEO – Achronix

Jack Harding, CEO – eSilicon

Michiel Ligthart, COO – Verific

Adnan Hamid, CEO – Breker Technologies

Jeff Waters, VP and General Manager – Altera

Simon Davidmann, CEO – Imperas

Ted Miracco, CEO – SmartFlow Compliance Solutions

Cees Links – GreenPeak Technologies

Jessica Gomez – Rogue Valley Microdevices

Shishpal Rawat, Chairman – Accellera Systems Initiative

Kevin Bromber, CEO – myDevices

Daniel Hansson, CEO – Verifyter

Mark Papermaster, CTO – AMD

David Fried, CTO – Coventor

Dr. Steven LeBoeuf, President – Valencell

David Dutton, CEO – Silvaco

Bob Niemiec, CEO – TwistThink

Allan Martinson, COO – Starship Technologies

Zhihong Liu, Chairman and CEO – ProPlus Solutions

Taher Madraswala, CEO and President – Open-Silicon

Kapil Shankar, CEO and Director – AnDAPT

Mike Wishart, CEO – efabless 

Dan Fox, CTO – Local Motors

Kim Rowe, Founder and CEO — RoweBots

Lawrence Cooke, Founder and CEO — NovaSolix

Gregg Recupero, CTO — Performance-IP

Alan Grau, CEO — Icon Labs

Carl Alberty, Vice President – Cirrus Logic

Maximilian Odendahl, CEO — Silexica

Leave a Reply

featured blogs
Dec 15, 2017
In my post about Silexica ( Silexica: Mastering Multicore ) I said that I like to use planes as an analogy for cores in a multi-core system. As I said there: They haven't got appreciably faster but you can have lots of them. If you want to transport 10,000 people from Lo...
Dec 15, 2017
FPGA system designers have no shortage of FPGA options for their next-gen end market solution. Xilinx continues to expand their UltraScale+ families. Intel PSG/Altera will ramp Arria 10 and Stratix 10 solutions well in to 2018. New FPGA products require a new generation of FP...
Nov 16, 2017
“Mommy, Daddy … Why is the sky blue?” As you scramble for an answer that lies somewhere between a discussion of refraction in gasses and “Oh, look—a doggie!” you already know the response to whatever you say will be a horrifyingly sincere “B...
Nov 07, 2017
Given that the industry is beginning to reach the limits of what can physically and economically be achieved through further shrinkage of process geometries, reducing feature size and increasing transistor counts is no longer achieving the same result it once did. Instead the...