Search Results for: max maxfield

Filter Results: Articles Fish Fry Chalk Talks
Fresh Bytes Industry News


The Freedom to Innovate: Arteris and the Rise of RISC-V

The adoption of RISC-V is spreading. Versatility and “freedom to innovate” are powering the ecosystem. In this week’s Fish Fry podcast, Frank Schirrmeister from Arteris and I explore how to enable better architecture optimization, manage different protocols with ease, and reduce interconnect area plus power consumption with network-on-chip IP.  Also this week, I check out new … Read More → "The Freedom to Innovate: Arteris and the Rise of RISC-V"


Blinded by the Light

Do you remember the song Blinded by the Light? This composition, which was originally written and recorded by Bruce Springsteen, first appeared on his 1973 debut album, Greetings from Asbury Park, N.J. Bruce is, of course, a legend. As awesome as his rendition is, however, I will always associate Blinded by the Light with Manfred … Read More → "Blinded by the Light"




The Network-on-Chip Pioneer: How Arteris Enabling SoC Developers to Create Physically Valid NoCs Faster

Physically aware network-on-chips take center stage in this week’s Fish Fry podcast! Andy Nightingale from Arteris and I investigate the role that network-on-chips have played in the development of SoC designs. We also discuss the details of Arteris’ FlexNoC 5 Physically Aware Network-on-Chip IP, and how a physically aware NoC can not only help you address … Read More → "The Network-on-Chip Pioneer: How Arteris Enabling SoC Developers to Create Physically Valid NoCs Faster"

Flex Logix configurable hardware IP for AI and DSP workloads fuses FPGAs, tensor units, and software

Today, we’re going to talk about AI, DSP, FPGAs, IP, and SoCs. Normally, these things don’t all go together. Certainly, FPGAs have been used to implement AI and DSP algorithms, although AI and DSP algorithms generally involve different sorts of computations. (See “A Brief History of the Single-Chip DSP, Part II .”) DSP designs have … Read More → "Flex Logix configurable hardware IP for AI and DSP workloads fuses FPGAs, tensor units, and software"



featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....