fish fry
Subscribe Now

Heavy Lifting Hardware

High Performance Computing with FPGAs and FinFET ASICs

It’s time to break out your barbells, chalk powder and protein shakes, because we’re going to be doing some serious heavy lifting in this week’s episode of Fish Fry. Instead of letting our biceps and triceps do all the work, how about we pull in some heavy-duty hardware to help us out? First up, we bring in Lisa Minwell from eSilicon who joins us to chat about the high-performance computing demands we need to consider when designing for the Cloud and the details of eSilicon’s 14LPP IP Platform. Next, we’ve got Steve Mensor from Achronix who brings us the goods on FPGAs in the high-performance market and why your FPGAs are only as good as their software support tools. Also this week, we check out a new Kickstarter campaign called of the BitNation Space Agency that hopes to develop the world’s first international, decentralized, and open source Space Agency.

 

 

Download this episode (right click and save)

Links for July 21, 2017

More information about eSilicon

More information about Achronix

Kickstarter Corner: The BitNation Space Agency

New Episode of Chalk Talk: MAXQ1061: A Turnkey Solution for Embedded Systems Security

Click here to check out the Fish Fry Archive.

Click here to subscribe to Fish Fry via Podbean

Click here to get the Fish Fry RSS Feed

Click here to subscribe to Fish Fry via iTunes.

————————————

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

Darrin Billerbeck, CEO – Lattice Semiconductor

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software

Robert Blake, CEO – Achronix

Jack Harding, CEO – eSilicon

Michiel Ligthart, COO – Verific

Adnan Hamid, CEO – Breker Technologies

Jeff Waters, VP and General Manager – Altera

Simon Davidmann, CEO – Imperas

Ted Miracco, CEO – SmartFlow Compliance Solutions

Cees Links – GreenPeak Technologies

Jessica Gomez – Rogue Valley Microdevices

Shishpal Rawat, Chairman – Accellera Systems Initiative

Kevin Bromber, CEO – myDevices

Daniel Hansson, CEO – Verifyter

Mark Papermaster, CTO – AMD

David Fried, CTO – Coventor

Dr. Steven LeBoeuf, President – Valencell

David Dutton, CEO – Silvaco

Bob Niemiec, CEO – TwistThink

Allan Martinson, COO – Starship Technologies

Zhihong Liu, Chairman and CEO – ProPlus Solutions

Taher Madraswala, CEO and President – Open-Silicon

Kapil Shankar, CEO and Director – AnDAPT

Mike Wishart, CEO – efabless 

Dan Fox, CTO – Local Motors

Kim Rowe, Founder and CEO — RoweBots

Lawrence Cooke, Founder and CEO — NovaSolix

Gregg Recupero, CTO — Performance-IP

Alan Grau, CEO — Icon Labs

Carl Alberty, Vice President – Cirrus Logic

Maximilian Odendahl, CEO — Silexica

Leave a Reply

featured blogs
May 27, 2020
Could life evolve on ice worlds, ocean worlds, ocean worlds covered in ice, halo worlds that are tidally locked with their sun, and rogue worlds without a sun? If so, what sort of life might it be?...
May 26, 2020
I get pleasure from good quality things. Quality is a vague term, but, to me, it is some combination of good design for usability, functionality and aesthetics, along with reliability and durability. Some of these factors can be assessed very quickly; others take time. For ex...
May 26, 2020
#robotcombat #combatrobots #robotwars #WeWantSeason5 #WeGotSeason5 These are some of the most popular hashtags used by a growing number of global BattleBots enthusiasts. Teams from all backgrounds design, build and test robots of all sizes for one purpose in mind: Robot Comba...
May 22, 2020
[From the last episode: We looked at the complexities of cache in a multicore processor.] OK, time for a breather and for some review. We'€™ve taken quite the tour of computing, both in an IoT device (or even a laptop) and in the cloud. Here are some basic things we looked ...

Featured Video

DesignWare 112G Ethernet PHY IP JTOL & ITOL Performance

Sponsored by Synopsys

This video shows the Synopsys 112G Ethernet PHY IP in TSMC’s N7 process passing the jitter and interference tolerance test at the IEEE-specified bit error rate (BER). The IP with leading power, performance, and area is available in a range of FinFET processes for high-performance computing SoCs.

Click here for more information

Featured Paper

How to Measure the Power Supply Rejection Ratio for LDOs

Sponsored by Maxim Integrated

Noise on power supplies typically propagates to the output and is typically unwanted in applications like precision measurement and RF communication. LDOs reject AC noise based on their power-supply rejection ratio (PSRR). PSRR is a function of noise frequency and input-to-output voltage difference & its values are not consistently presented in manufacturers' data sheets. This app note shows the steps to determine the PSRR of Maxim's MAX38902A/B, equipping readers to perform their own PSRR measurements.

Click here to download the whitepaper