FPGA
Subscribe Now

Programmable Pile of Parts

FPGAs were conceived as “do anything” chips – Jacks of all Trades. Sure, they were crazy expensive for the number of effective gates they offered, they were a lot slower than custom logic doing the same task, and they drank copious quantities of coulombs getting the job done, but they could be programmed to do exactly your bidding. In a lot of designs, that made the FPGA the no-longer-missing link – … Read More → "Programmable Pile of Parts"

sensAI and Sensibility

“Success is where preparation and opportunity meet.” – Bobby Unser

Many of us would love to get started on an artificial intelligence-enhanced IoT edge device design but we’re not sure how to get started. In this week’s episode of Fish Fry, I sit down with Deepak Boppana and we talk about a new technology stack unveiled by Lattice Semiconductor called sensAI. Deepak and I … Read More → "sensAI and Sensibility"

Intel Delivers Xeon Scalable Processor 6138P with Arria 10 GX 1150 FPGA

Almost exactly four years ago, at Gigaom Structure 2014, Intel’s Diane Bryant announced that the company would be “integrating [Intel’s] industry-leading Xeon processor with a coherent FPGA in a single package, socket compatible to [the] standard Xeon E5 processor offerings.” It was a bare-bones sort of announcement with zero details, except that she expected the combination would deliver data center customers “a programmable, high performance coherent acceleration capability … Read More → "Intel Delivers Xeon Scalable Processor 6138P with Arria 10 GX 1150 FPGA"

More AI at the Edge

AI in edge devices is expected to experience mind-blowing growth over the next half decade, with predictions exceeding 100% CAGR. That means our IoT devices are going to be getting smart, and doing it quickly. Most of the applications of AI in edge or endpoint devices centers on sensors. Our devices are equipped with increasing numbers of increasingly complicated sensors, drowning our devices in data. In most applications, however, it … Read More → "More AI at the Edge"

June 22, 2018
June 20, 2018
June 19, 2018
June 18, 2018
June 15, 2018
June 14, 2018
June 12, 2018
June 8, 2018
June 6, 2018
June 5, 2018
June 1, 2018
May 30, 2018
May 25, 2018
May 24, 2018
featured blogs
Jun 22, 2018
A myriad of mechanical and electrical specifications must be considered when selecting the best connector system for your design. An incomplete, first-pass list of considerations include the type of termination, available footprint space, processing and operating temperature...
Jun 22, 2018
You can't finish the board before the schematic, but you want it done pretty much right away, before marketing changes their minds again!...
Jun 22, 2018
Last time I worked for Cadence in the early 2000s, Adriaan Ligtenberg ran methodology services and, in particular, something we called Virtual CAD. The idea of Virtual CAD was to allow companies to outsource their CAD group to Cadence. In effect, we would be the CAD group for...
Jun 7, 2018
If integrating an embedded FPGA (eFPGA) into your ASIC or SoC design strikes you as odd, it shouldn'€™t. ICs have been absorbing almost every component on a circuit board for decades, starting with transistors, resistors, and capacitors '€” then progressing to gates, ALUs...
May 24, 2018
Amazon has apparently had an Echo hiccup of the sort that would give customers bad dreams. It sent a random conversation to a random contact. A couple had installed numerous Alexa-enabled devices in the home. At some point, they had a conversation '€“ as couples are wont to...
chalk talks
Debug and Verify FPGA Algorithms with MATLAB and Simulink   Today’s FPGA designs require industrial-strength functional verification. The ad-hoc methods that worked with older, smaller FPGAs just don’t cut it anymore. In this episode of Chalk Talk, Amelia Dalton chats with Eric Cigan of MathWorks about ASIC-strength functional verification with model-based design. Click here for more information about how to verify VHDL and … Read More → "Debug and Verify FPGA Algorithms with MATLAB and Simulink"
Addressing Challenges with Large SerDes System Designs  The latest high-speed SerDes standards put high demands on PCB design. In this episode of Chalk Talk, Amelia Dalton chats with Cristian Filip of Mentor about best practices and tools you can apply to implementing and validating the SerDes design on your next circuit board. Click here for more information about SerDes Channel Design … Read More → "Addressing Challenges with Large SerDes System Designs"
Deep Learning with MATLAB   Many engineers want to take advantage of deep learning in their applications, but don’t have the AI background needed to develop the models. MathWorks is out to change all that. In this episode of Chalk Talk, Amelia Dalton chats with Girish Venkataramani from the MathWorks about using MATLAB to build deep learning applications. … Read More → "Deep Learning with MATLAB"
ANSI/VITA 57.4-2016 FMC+ — The New Frontier of FPGA Expansion CardsFPGA Mezzanine Cards (FMC and FMC+) allow easy connection of a wide variety of peripherals to FPGA development boards. But, FMC – and particularly FMC+ put big demands on connector technology. In this episode of Chalk Talk, Amelia Dalton chats with Matthew Burns of Samtec about FMC and FMC+ standards, and the connectors that make … Read More → "ANSI/VITA 57.4-2016 FMC+ — The New Frontier of FPGA Expansion Cards"
Moving Between FPGA and ASIC with High-Level Synthesis Writing RTL that works smoothly on both FPGA and ASIC implementations is nearly impossible. But, High-Level Synthesis (HLS) can make technology-independent design a breeze. In this episode of Chalk Talk, Amelia Dalton chats with Stuart Clubb of Mentor’s Catapult team about how to use HLS to accelerate your design flow. Click here for more … Read More → "Moving Between FPGA and ASIC with High-Level Synthesis"
Toshiba Photocouplers: Photorelays Replacing Mechanical Relays   Photorelays outperform mechanical relays in almost every way. But, most designers don’t know about the power, footprint, and reliability advantages they bring to system design. In this episode of Chalk Talk, Amelia Dalton chats with Joseph Tso of Toshiba about how photorelays can improve your next design. Click here for more information about … Read More → "Toshiba Photocouplers: Photorelays Replacing Mechanical Relays"