FPGA
Subscribe Now

AMD Rocks with New Versal Gen 2 AI Edge SoC FPGAs

The awesome new AMD devices to which I’ve just been introduced have sparked a trip down memory lane (I know you’re surprised, because I pride myself on my laser-like focus that prevents me from wandering off into the weeds). I remember the 1970s and early 1980s when we thought the simple programmable logic devices (PLDs) of the time were so cool. Those were heady days … Read More → "AMD Rocks with New Versal Gen 2 AI Edge SoC FPGAs"

A Brave New World of Emulation and Software Prototyping

Like so many of the technologies we take for granted today, I managed to find myself embroiled in the very early days of hardware emulation. This refers to the process of imitating the behavior of one piece of hardware (typically a silicon chip you are in the process of designing) with another piece of hardware (typically a special-purpose emulation system).

Read More → "A Brave New World of Emulation and Software Prototyping"

Intuitive Machines sticks its moon landing (mostly), with emergency help from two on-board FPGAs

“The Moon is a Harsh Mistress,” a Hugo-award-winning SF novel published by Robert Heinlein in 1966, is an apt title that explains why so many actual moon missions fail. Landing on the Earth’s moon safely is hard. The first spacecraft to crash on the moon was the USSR’s Luna 2 spacecraft. It “impacted” the moon in 1959, followed by the first US spacecraft to impact the moon, … Read More → "Intuitive Machines sticks its moon landing (mostly), with emergency help from two on-board FPGAs"

AMD announces I/O-heavy Spartan UltraScale+ FPGA subfamily for low-cost designs

If you use low-cost – er – cost-effective FPGAs, there’s great news. You’ll have more choices sometime next year. AMD has just provided more details on its Spartan UltraScale+ FPGA family, based on TSMC’s 16nm FinFET process. These FPGAs will directly compete with Altera’s Agilex 3 FPGAs, when they appear.  When it declared its independence from Intel on February 29, Altera reiterated a commitment to extend the … Read More → "AMD announces I/O-heavy Spartan UltraScale+ FPGA subfamily for low-cost designs"

AMD’s x86 CPU and FPGA tango on Sapphire Technology’s Embedded+ PC motherboard

What could possibly be interesting about a new PC motherboard? New x86 CPU? Yawn. Fancy new cooling fan with blue LEDs? Oh puh-leeze! Integrated FPGA for hardware I/O and computational acceleration with system-level software standardization and API calls? Tell me more. AMD has announced a new PC motherboard architecture for embedded PC applications, which it calls the Embedded+ integrated computing platform. From a hardware perspective, the … Read More → "AMD’s x86 CPU and FPGA tango on Sapphire Technology’s Embedded+ PC motherboard"

FPGA maker Intel PSG spins out of Intel and adopts old name: Altera

A Fable:

Once upon a time, in the incredibly wealthy Kingdom of Silicon, there lived a scrappy company named Duchess Altera, who shared the Duchy of FPGAs with an archrival named Duchess Xilinx. For more than three decades, Duchess Altera and Duchess Xilinx battled for control of the Duchy of FPGAs. Then, Duchess Altera forged an alliance with Archduke Intel, … Read More → "FPGA maker Intel PSG spins out of Intel and adopts old name: Altera"

April 22, 2024
April 9, 2024
March 26, 2024
March 18, 2024
March 6, 2024
March 5, 2024
February 27, 2024
February 21, 2024
February 20, 2024
February 6, 2024
January 23, 2024
January 22, 2024
January 12, 2024
January 9, 2024
January 8, 2024
December 13, 2023
December 5, 2023
November 24, 2023
November 15, 2023
November 9, 2023
November 3, 2023
November 1, 2023
October 17, 2023
October 16, 2023
October 4, 2023
featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
chalk talks
FlyOver® Technology: Twinax FlyOver® System for Next Gen Speeds — Samtec and Mouser  In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate the challenges of routing high speed data over lossy PCBs. They also discuss the benefits that Samtec’s Flyover® cable assembly systems bring to data center and embedded designs and how Samtec is furthering innovation with their high speed interconnect solutions. … Read More → "FlyOver® Technology: Twinax FlyOver® System for Next Gen Speeds — Samtec and Mouser"
PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes — Microchip and Mouser Electronics  In this episode of Chalk Talk, Amelia Dalton and Diptesh Nandi from Microchip examine the benefits of PolarFire SoC FPGAs for edge computing applications. They explore how the RISC-V-based Architecture, asymmetrical multi-processing, and Linux-based reference solutions make these SoC FPGAs a game changer for edge computing applications. Click here for more information about Microchip … Read More → "PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes — Microchip and Mouser Electronics"
Shift Left with Calibre — Siemens  In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality. Click here for more … Read More → "Shift Left with Calibre — Siemens"
AI/ML System Architecture Connectivity Solutions — Samtec and Mouser Electronics  In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate a variety of crucial design considerations for AI and ML designs, the role that AI chipsets play in the development of these systems, and why the right connectivity solution can make all the difference when it comes to your machine … Read More → "AI/ML System Architecture Connectivity Solutions — Samtec and Mouser Electronics"
Intel AI Update — Intel and Mouser Electronics  In this episode of Chalk Talk, Amelia Dalton and Peter Tea from Intel explore how Intel is making AI implementation easier than ever before. They examine the typical workflows involved in artificial intelligence designs, the benefits that Intel’s scalable Xeon processor brings to AI projects, and how you can take advantage of the Intel … Read More → "Intel AI Update — Intel and Mouser Electronics"
One Year of Synopsys Cloud: Adoption, Enhancements and Evolution — Synopsys  The adoption of the cloud in the design automation industry has encouraged innovation across the entire semiconductor lifecycle. In this episode of Chalk Talk, Amelia Dalton chats with Vikram Bhatia from Synopsys about how Synopsys is redefining EDA in the Cloud with the industry’s first complete browser-based EDA-as-a-Service cloud platform. They explore the benefits … Read More → "One Year of Synopsys Cloud: Adoption, Enhancements and Evolution — Synopsys"