industry news
Subscribe Now

Alchip Unveils Industry’s First Automotive ASIC Design Platform

Meets Autonomous Driving ASIC Demands

Kawasaki, Japan, November 23, 2023 –Alchip Technologies, Ltd. today rolled out the semiconductor industry’s first Automotive ASIC platform at the Design Solutions Forum 2023.  The platform targets the specialized needs of the global automotive industry.

The Automotive platform streamlines the ASIC design needs of global automotive IC module and component manufacturers, as well as automotive companies themselves.  Alchip saw significant pre-announcement interest from companies across Europe, Japan, the United States and Asia.

The platform consists of six modules: Design for Autonomous Driving (AD)/ Advanced Driver Assistance System (ADAS), Design for Safety, Design for Test, Design for Reliability, Automotive Chip Sign-off, and Automotive Chip Manufacturing (MFG) Service.

Design for AD/ADAS is the platform’s starting point.  Its Ultra-scale design capabilities integrates Central Processing Unit (CPU) and Neural Processing Unit (NPU) into the smallest possible die size, while meeting aggressive higher performance and lower power consumption required by automotive applications.

The Design for Safety module follows the ISO26262 pre-scribed flow that includes required isolated TMR/Lock-Step design methodology.  The module also features an experienced safety manager and includes the mandated Development Interface Agreement (DIA) that defines the relationship between the manufacturer and the supplier throughout the entire automotive safety lifecycle and activities.

Design for Reliability includes enhanced Electromigration (EM) as part of silicon lifecycle management.  It also covers AEC-Q grade IP sourcing and implementation.

(more)

 

Page 2 of 2

The Automotive Chip Manufacturing Service works with IATF16949 approved manufacturing suppliers.  Services include tri-temp testing by target AEC-Q grade, automotive wafer, automotive substrate, assembly and burn-in.

Design for Test capabilities support In System Test (IST) and MBIST/LBIST design, critical and redundancy logic for yield harvest, automotive-level ATPG coverage, and physical-aware ATPG.

The final sign-off module covers an aging library based on a customer mission profile, OD/UD/AVS/DVFS library support, and the final Design for Manufacturing sign-off.

“This is a huge step forward for ADAS and autonomous driving ASIC components and the global automotive electronics industry, said Johnny Shen, CEO of Alchip. “It will speed up the development and time-to-market of essential safety-critical ADAS applications, while significantly advancing the innovation with increasing complex autonomous driving implementation and features.”

Access to the new Automotive platform is available now through Alchip offices in Taipei, Silicon Valley, Yokohama, Shanghai, Penang, and its affiliate office in Israel.

For a more information, go to www.alchip.com.

About Alchip

Alchip Technologies Ltd., founded in 2003 and headquartered in Taipei, Taiwan, is a leading global provider of silicon and design and production services for system companies developing complex and high-volume ASICs and SoCs.  Alchip provides faster time-to-market and cost-effective solutions for SoC design at mainstream and advanced process technology. Alchip has built its reputation as a high-performance ASIC leader through its advanced 2.5D/3DIC design, CoWoS/chiplet design and manufacturing management. Customers include global leaders in AI, HPC/supercomputer, mobile phones, entertainment device, networking equipment and other electronic product categories. Alchip is listed on the Taiwan Stock Exchange (TWSE: 3661).

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Intel AI Update
Sponsored by Mouser Electronics and Intel
In this episode of Chalk Talk, Amelia Dalton and Peter Tea from Intel explore how Intel is making AI implementation easier than ever before. They examine the typical workflows involved in artificial intelligence designs, the benefits that Intel’s scalable Xeon processor brings to AI projects, and how you can take advantage of the Intel AI ecosystem to further innovation in your next design.
Oct 6, 2023
26,990 views