feature article
Subscribe Now

WHITE PAPER – Generating Functionally Equivalent FPGAs and ASICs With a Single Set of RTL and Synthesis/Timing Constraints

altera.jpg

Introduction

Altera first introduced the 180-nm CMOS-technology HardCopy® series of ASICs, with their “seamless prototyping” capabilities, in 2001. The premise behind this first-generation HardCopy ASIC product was to “harden” the look-up table (LUT) structure of the FPGA and replace the programmable switch fabric with a direct wire (ASIC) interconnect using a small number of customized interconnect layers. Other blocks of “hardened” logic in the FPGA prototype, including I/Os, phase-locked loops (PLLs), memories, and serializer/deserializer (SERDES) channels, are used verbatim in the HardCopy ASIC. Since the introduction of that first-generation device, Altera has offered subsequent HardCopy ASIC products in 130-nm, 90-nm, and 40-nm CMOS technology. The HardCopy ASIC has attributes similar to gate array technology in that common partially fabricated “bases” are staged in inventory. The tape-out of a specific design results in a two-metal/two-via set of masks of custom metallization layers that define aunique device. The base wafer is then processed with custom metal masks, and tested and assembled in a package that is 100 percent socket-compatible and based on the same silicon process as the FPGA prototype.

This new HardCopy ASIC results in lower NRE costs versus comparable standard-cell implementations, and reduces the time to fabricate the ASIC since base wafers are pre-staged up to the custom interconnect wafer processing steps. The HardCopy ASIC is feature-equivalent to the corresponding Altera® Stratix® series FPGA, and offers comparable resources as the FPGA but with reduced die size and power. The final HardCopy ASIC is a pin-for-pin replacement of the FPGA prototype; therefore, the same system board and software can be retained between prototyping/field  trials and the final production device. Additional overall board savings can be realized by using the HardCopy ASIC for production, since it requires no boot device. The flash memory boot device does not need to be mounted on the HardCopy version of the board.

Author: Larry Landis, Senior HardCopy Project Manager, HardCopy Product Group, Altera Corporation


Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

How Capacitive Absolute Encoders Enable Precise Motion Control
Encoders are a great way to provide motion feedback and capture vital rotary motion information. In this episode of Chalk Talk, Amelia Dalton and Jeff Smoot from CUI Devices investigate the benefits and drawbacks of different encoder solutions. They also explore the unique system advantages of absolute encoders and how you can get started using a CUI Devices absolute encoder in your next design.
Apr 1, 2024
4,771 views