industry news
Subscribe Now

Mentor Graphics Acquires Oasys RealTime to Bring RTL Synthesis to its Digital Implementation Flow

WILSONVILLE, Ore., December 17, 2013—Mentor Graphics Corp. (NASDAQ: MENT) today announced that it has acquired certain assets of Oasys Design Systems, Inc., creator of the Oasys RealTime RTL physical synthesis platform. The Oasys RealTime™ product helps SoC/ASIC design teams to realize improved quality of results and faster turnaround time for today’s complex SoCs, ASICs, and IP blocks. This acquisition aligns with Mentor’s goal to deliver a best-in-class digital implementation platform to address the performance, power and area (PPA) challenges at advanced nodes. Terms of the transaction were not disclosed.

Oasys Design Systems is a privately held company founded by a team of RTL Synthesis veterans with decades of experience delivering successful synthesis products. The Oasys team led by its founders, Paul van Besouw, Johnson Limqueco, and Harm Arts, has created a next-generation RTL physical synthesis technology, which optimizes at a higher level of abstraction. This enables faster turnaround times and the capacity to synthesize the entire top level of the largest designs, all while being physically aware for better correlation with physical design. Its “placement first” synthesis methodology and integrated RTL floorplanning capability enable physical backend issues to be analyzed and addressed at RTL stages before hand-off to the back-end groups for physical design implementation.

“The Oasys team has done an exceptional job in developing an innovative synthesis platform that delivers compelling value at advanced nodes,” said Pravin Madhani, general manager of the Place & Route Division at Mentor Graphics. “Today, the Olympus-SoC netlist-to-GDSII solution is in active use at leading wireless, GPU, networking and set-top box design houses, and has been used to implement some of the largest and most complex SoCs in the industry. With this acquisition, Mentor will deliver a best-in-class RTL-to-GDSII digital implementation platform to our customers.”

“The Oasys RealTime engine is a major advancement in the state of the art of RTL synthesis technology,” said Paul van Besouw, former chairman and chief technology officer at Oasys Design Systems. “RealTime’s ability to handle large designs, unique RTL code placement approach, physical RTL synthesis and integrated floorplanning capabilities helps deliver the best quality of results and reduces the time to design closure. We are excited to be a part of Mentor Graphics and look forward to delivering the next-generation RTL synthesis solution to the market.”

About Oasys Design Systems

Oasys is a privately held company that was founded in 2004 by a team of leading RTL synthesis developers. The team created a next generation physical RTL synthesis platform that empowers SoC/ASIC design teams to conquer the timing, power, area, and routability challenges of today’s complex SoCs, ASICs, and IP blocks. The company is funded by Intel Capital, Xilinx Ventures, and several private investors. The first product from Oasys, RealTime Designer, was launched in 2009 and is being used successfully by many of the top semiconductor vendors worldwide.

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of nearly $1,090 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Digi XBee 3 Global Cellular Solutions
Sponsored by Mouser Electronics and Digi
Adding cellular capabilities to your next design can be a complicated, time consuming process. In this episode of Chalk Talk, Amelia Dalton and Alec Jahnke from Digi chat about how Digi XBee Global Cellular Solutions can help you navigate the complexities of adding cellular connectivity to your next design. They investigate how the Digi XBee software can help you monitor and manage your connected devices and how the Digi Xbee 3 cellular ecosystem can help future proof your next design.
Nov 6, 2023
24,006 views