fish fry
Subscribe Now

Sneaky Bits, Gold Bars and Tiny Packages

Fish Fry - January 28, 2011

In my Fish Fry this week, I delve into sneaky ways to take advantage of the variance found in our semiconductor processes, check out the variety of features found in the new family of 28nm FPGAs from Altera and discover a truly unique USB hub from Thanko. Also this week, I look forward to next week’s DesignCon and announce a winner of last week’s nerdy giveaway.

If you like the idea of this new series, be sure to drop a comment in the box below. I appreciate all of your comments so far, and we will be working to enhance the Fish Fry each week – as long as you’re watching.

 


 

Watch Previous Fish Frys

Fish Fry Links – January 28, 2011

DesignCon 2011 

EVE’s ZeBu announcement

Transaction-Based Co-Emulation With ZeBu Chalk Talk 

Bryon Moyer’s Article: A PUF Piece Revealing Secrets Buried Deep Within Your Silicon

Kevin Morris’s Article: Fun With Family Planning

Altera’s 28nm announcement 

Thanko Gold Ingot USB Hub 

Texas Instruments Eval Module for TPS84620-692 courtesy of Digi-Key

Leave a Reply

featured blogs
Aug 15, 2018
https://youtu.be/6a0znbVfFJk \ Coming from the Cadence parking lot (camera Sean) Monday: Jobs: Farmer, Baker Tuesday: Jobs: Printer, Chocolate Maker Wednesday: Jobs: Programmer, Caver Thursday: Jobs: Some Lessons Learned Friday: Jobs: Five Lessons www.breakfastbytes.com Sign ...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 15, 2018
The world recognizes the American healthcare system for its innovation in precision medicine, surgical techniques, medical devices, and drug development. But they'€™ve been slow to adopt 21st century t...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...