editor's blog archive
Subscribe to EE Journal Daily Newsletter
1 + 6 =

Rumors Intel Altera Deal is Close

The NY Post reported today that sources told them that an Intel/Altera deal was close, and could be done by the end of next week.

At the same time, we are hearing from multiple Altera customers who are opposed to the deal. The customers are concerned that Intel would shift Altera’s focus away from meeting their needs, and that Intel is poorly equipped to run an FPGA business – which is almost more of a software and service business than a “chip” business.

Key concerns surround Altera’s highly-capable AE resources who are viewed … Read More → "Rumors Intel Altera Deal is Close"

Is Exactly-Once Delivery Possible with MQTT?

We looked at MQTT, along with various other messaging protocols, not too long ago. Included in the discussion was a brief mention of MQTT having quality-of-service (QoS) features – and one of those is debatable.

MQTT’s optional QoS levels are to guarantee delivery no more than once (in which case you may miss a message), at least once (in which case you might get a duplicate), or exactly once. This latter one is the subject of debate: various threads in various … Read More → "Is Exactly-Once Delivery Possible with MQTT?"

Differentiating Your IoT Widget – in Hardware

iStock_000019503663_Medium.jpgWhat does it take to be successful as a maker of an Internet-of-Things (IoT) edge-node product? This question doesn’t have an obvious answer, partly because there are many contributors to success. But in a discussion with Open Silicon at the recent IoT DevCon, it became clear to me that taking their view into account makes for two opposing forces – forces they’re trying to unify.

On the one side, there are numerous companies trying … Read More → "Differentiating Your IoT Widget – in Hardware"

Cadence’s Faster Debug Idea

Cadence is proposing a new way to approach debug. It’s almost an obvious way, except that this isn’t how most debug has traditionally been done. The real reason this hasn’t been done before is simple: data. We’ll come back to that in a sec.

Their point is that, for most debug today, you have to anticipate where problems are likely to crop up and then manually instrument your code with “printf” statements (or the equivalent) so that you get some visibility into what’s going on … Read More → "Cadence’s Faster Debug Idea"

Faster NoC Tuning

In a sleepy little town of 4 or 5 houses, you can be pretty informal about how mail arrives at its destinations. People can come pick it up at the post office, or the postmaster can drop it off on the way home, or whatever works. But once you get too many houses, you have to get organized: create routes and schedules and hire delivery folks to handle deliveries in a more structured manner.

That’s what’s happened with SoCs: the ad-hoc interconnect schemes of yore are giving way to networks-on-chip (NoCs) so that the complex … Read More → "Faster NoC Tuning"

Sensor Hub Power Drops Again

ArcticLink_3_S2_PR_Image_FINAL_cr.jpgQuickLogic is back, pushing power numbers down again. They’re now touting what they say is the lowest-power sensor hub, at 75 µW, with their ArcticLink 3 S2 LP.

You may recall that QuickLogic’s ArcticLink 3 is a “custom PLD,” if you like. It’s got an internal programmable fabric, plus hardened logic and a couple of processors. The … Read More → "Sensor Hub Power Drops Again"

Intel/Altera Agreement (Partially) Tells the Tale

We did a lot of speculation in our recent articles about the rumored Intel bid to buy Altera. One of the areas of most intense speculation was the 2013 agreement the two companies signed – for Intel to manufacture 14nm FPGAs for Altera.

More than two years after that deal was signed, Intel is rumored to be making an offer to buy Altera for upwards (maybe far upwards) of $10B. But, is the existing 2013 agreement potentially weakening Intel’s bargaining position?

The key parts of the agreement that we thought could be … Read More → "Intel/Altera Agreement (Partially) Tells the Tale"

featured blogs
Jan 16, 2018
The Sunday of IEDM is always two full-day short courses. One is on the future of memory technology, one is on the future of logic technology. This year the logic one was titled Boosting Performance, Ensuring Reliability, Managing Variation in Sub-5nm CMOS . I have to admit I ...
Jan 16, 2018
Samtec will be introducing several new products at DesignCon 2018. All of these products are designed to increase data rates, increase system density, and shrink product footprints, so designers can meet their system signal integrity needs. NovaRay™ High Bandwidth, High ...
Jan 5, 2018
When visitors to CES 2018 want to travel to the Las Vegas Convention Center across town, it will likely be in a fully autonomous vehicle from Lyft getting them there. While this futurist trip will certainly be a first for many riders, this type of point-to-point travel will s...
Jan 10, 2018
Recently, Electronics Products Magazine announced their 42nd Annual Product of the Year award winners, with Cadence Design Systems winning for their Virtuoso® System Design Platform. According to the article, the editors “have chosen [products] they......
Jan 15, 2018
This is the seventh in a series of blog posts showcasing the winning designs from the 27th Annual PCB Technology Leadership Awards. The 1st place winner in the Telecom, Network Controllers & Line Cards  category is Altice Labs, Portugal. This Switching Matrix card is a...