industry news
Subscribe Now

The First VITA 66.5 compliant 3U VPX Xilinx Kintex® UltraScale™ FPGA board, available on the market

Quimper, France, May 16, 2019 –  Interface Concept, a leader in Commercial-Off-The-Shelf (COTS) solutions is announcing the IC-FEP-VPX3f board, a new high-speed 3U VPX FPGA board based on the Xilinx Kintex® UltraScale™ technology and designed for the signal-processing-intensive applications of high-performance embedded computing (HPEC) systems.

The IC-FEP-VPX3f board is the first VITA 66.5 compliant 3U VPX Xilinx Kintex® UltraScale™ FPGA board available today on the market. The VITA 66.5 standard enhances VPX capabilities by offering fiber optic interfaces on the board’s backplane connectors: the IC-FEP-VPX3f comes with 12 such full-duplex optical lanes.

Interface Concept has selected the LightCONEX™ LC 150G optical interconnect from Reflex Photonics to equip its IC-FEP-VPX3f, as it is the only full-duplex optical interconnect with 24-lane transceivers on the market. It provides bandwidth in excess of 150 Gbps, and delivers unprecedented performance to our FPGA VPX board.

The IC-FEP-VPX3f board integrates the following key devices: a user-programmable Xilinx Kintex® UltraScale™  FPGA (KU060, KU85 or KU115) based on the cutting-edge 20 nm technology and which provides higher performance than its predecessors while maintaining low power consumption; 8GB of 64-bit wide DDR4 (2 x Bank of 4GB); 2*128 Mbytes of QSPI Flash for bit streams storage; 1*128 Mbytes of QSPI Flash for user data storage; one Xilinx Artix® -7 transceiver optimized FPGA.

From an interface point of view, the Kintex® UltraScale™ FPGA directly connects to the board’s backplane connectors via SERDES, LVDS and fiber, thus optimizing digital signal processing, packet processing and board transfer performance with achievable data rates of up to 16.3 Gbps. Up to 3*4-lane fabric ports are available on the board’s VPX connectors, configurable as either 3 * GTH x4 to Fat Pipes on the P1A and P1B VITA 66.4 connectors, or 3 * GTH x4 to 12 optical transceivers on the VITA 66.5 connector (12TRX). In addition, 28 FPGA GPIOs are made available on the P2 VITA 66.4 connector.

The board is delivered with host drivers and an example design including hardware IP Resources (VHDL code) that can be used to implement PCI Express Gen2/Gen3 links, 10 Gigabit Ethernet ports (XAUI, 10GBase-KR) and Xilinx Aurora. A VITA 57.4 compliant FMC+ site is available to plug in an FPGA Mezzanine Card (see our FMC modules range). Additional accessories include an Engineering kit (JTAG ports for FPGA configuration) and rear transition modules. From a firmware standpoint, the IC-FEP-VPX3f board is compatible with the Xilinx development tools (Vivado, platform cable).

The board is available in standard, air-cooled and conduction-cooled grades (85°C).

ABOUT INTERFACE CONCEPT:
INTERFACE CONCEPT is a leader in design and manufacturing of high-performance embedded boards and systems, aimed at ground, naval, air and industrial applications. The company markets Commercial Off-The-Shelf (COTS) board-level products, based on industrial standards (3U/6U VPX, cPCI, VME, FMC, XMC, PMC) and high-end technologies. Product ranges include Gigabit Ethernet switches, Single Board Computers, FPGA processing boards, Analog and digital acquisition mezzanine cards (ADC/DAC), and 2D/3D graphic solutions.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Non-Magnetic Interconnects
Sponsored by Mouser Electronics and Samtec
Magnets and magnetic fields can cause big problems in medical, scientific, industrial, space, and quantum computing applications but using a non-magnetic connector can help solve these issues. In this episode of Chalk Talk, Amelia Dalton and John Riley from Samtec discuss the construction of non-magnetic connectors and how you could use non-magnetic connectors in your next design.
May 3, 2023
40,412 views