industry news
Subscribe Now

The First VITA 66.5 compliant 3U VPX Xilinx Kintex® UltraScale™ FPGA board, available on the market

Quimper, France, May 16, 2019 –  Interface Concept, a leader in Commercial-Off-The-Shelf (COTS) solutions is announcing the IC-FEP-VPX3f board, a new high-speed 3U VPX FPGA board based on the Xilinx Kintex® UltraScale™ technology and designed for the signal-processing-intensive applications of high-performance embedded computing (HPEC) systems.

The IC-FEP-VPX3f board is the first VITA 66.5 compliant 3U VPX Xilinx Kintex® UltraScale™ FPGA board available today on the market. The VITA 66.5 standard enhances VPX capabilities by offering fiber optic interfaces on the board’s backplane connectors: the IC-FEP-VPX3f comes with 12 such full-duplex optical lanes.

Interface Concept has selected the LightCONEX™ LC 150G optical interconnect from Reflex Photonics to equip its IC-FEP-VPX3f, as it is the only full-duplex optical interconnect with 24-lane transceivers on the market. It provides bandwidth in excess of 150 Gbps, and delivers unprecedented performance to our FPGA VPX board.

The IC-FEP-VPX3f board integrates the following key devices: a user-programmable Xilinx Kintex® UltraScale™  FPGA (KU060, KU85 or KU115) based on the cutting-edge 20 nm technology and which provides higher performance than its predecessors while maintaining low power consumption; 8GB of 64-bit wide DDR4 (2 x Bank of 4GB); 2*128 Mbytes of QSPI Flash for bit streams storage; 1*128 Mbytes of QSPI Flash for user data storage; one Xilinx Artix® -7 transceiver optimized FPGA.

From an interface point of view, the Kintex® UltraScale™ FPGA directly connects to the board’s backplane connectors via SERDES, LVDS and fiber, thus optimizing digital signal processing, packet processing and board transfer performance with achievable data rates of up to 16.3 Gbps. Up to 3*4-lane fabric ports are available on the board’s VPX connectors, configurable as either 3 * GTH x4 to Fat Pipes on the P1A and P1B VITA 66.4 connectors, or 3 * GTH x4 to 12 optical transceivers on the VITA 66.5 connector (12TRX). In addition, 28 FPGA GPIOs are made available on the P2 VITA 66.4 connector.

The board is delivered with host drivers and an example design including hardware IP Resources (VHDL code) that can be used to implement PCI Express Gen2/Gen3 links, 10 Gigabit Ethernet ports (XAUI, 10GBase-KR) and Xilinx Aurora. A VITA 57.4 compliant FMC+ site is available to plug in an FPGA Mezzanine Card (see our FMC modules range). Additional accessories include an Engineering kit (JTAG ports for FPGA configuration) and rear transition modules. From a firmware standpoint, the IC-FEP-VPX3f board is compatible with the Xilinx development tools (Vivado, platform cable).

The board is available in standard, air-cooled and conduction-cooled grades (85°C).

ABOUT INTERFACE CONCEPT:
INTERFACE CONCEPT is a leader in design and manufacturing of high-performance embedded boards and systems, aimed at ground, naval, air and industrial applications. The company markets Commercial Off-The-Shelf (COTS) board-level products, based on industrial standards (3U/6U VPX, cPCI, VME, FMC, XMC, PMC) and high-end technologies. Product ranges include Gigabit Ethernet switches, Single Board Computers, FPGA processing boards, Analog and digital acquisition mezzanine cards (ADC/DAC), and 2D/3D graphic solutions.

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Designing Scalable IoT Mesh Networks with Digi XBee® for Wi-SUN
Sponsored by Mouser Electronics and Digi and Silicon Labs
In this episode of Chalk Talk, Quinn Jones from Digi, Chad Steider from Silicon Labs and Amelia Dalton explore how Wi-SUN Micro-Mesh can reduce cost and simplify deployment for your next IoT mesh network. They also investigate the benefits that Digi XBee solutions bring to these types of networks and how you can jump start your next IoT mesh network design with Silicon Labs and Digi.
May 4, 2026
5,516 views