industry news
Subscribe Now

Synopsys Embedded Vision Processor IP Quadruples Neural Network Performance for Machine Learning Applications

Enhanced DesignWare EV6x Family Delivers Up to 4.5 TeraMACs/sec for Real-Time Vision Processing

MOUNTAIN VIEW, Calif., June 26, 2017 –

Highlights:

  • DesignWare EV6x Vision Processors integrate up to four 512-bit vector DSPs and a CNN engine, providing scalable performance for a wide range of current and emerging embedded vision applications
  • The EV6x processors, with dedicated and programmable CNN engine, supports all CNN graphs
  • MetaWare EV Development Toolkit, a suite of tools supporting OpenCL C, OpenVX and OpenCV, simplifies application software development
  • New CNN mapping tool in the MetaWare EV Development Toolkit automatically dispatches processing tasks to available hardware resources for faster execution

Synopsys, Inc. (Nasdaq: SNPS) today announced that it has enhanced the convolutional neural network (CNN) engine in its DesignWare® EV6x Vision Processors to address the increasing video resolution and frame rate requirements of high-performance embedded vision applications. The CNN engine delivers up to 4.5 TeraMACs per second when implemented in 16-nanometer (nm) FinFET process technologies under typical conditions, four times more performance than Synopsys’ previous CNN engine. It also supports both coefficient and feature map compression/decompression to reduce data bandwidth requirements and decrease power consumption. The vision CPU scales from one to four vector DSPs and operates in parallel to the CNN engine, delivering maximum throughput for a broad range of high-performance embedded vision applications such as advanced driver assistance systems (ADAS), video surveillance, augmented and virtual reality, and simultaneous localization and mapping (SLAM).

“The technological demands at the heart of embedded vision applications, in the neural network, require solutions that deliver the combination of high precision and performance with low power and area use,” said Toshi Torihara, vice president at Morpho US, Inc. “The unique combination of the vector DSPs and programmable CNN engine in the DesignWare EV6x Vision Processor enables developers to implement vision functionality in their embedded devices with much higher performance efficiency than CPU- and GPU-based alternatives.”

The DesignWare EV6x Processor family integrates scalar, vector DSP and CNN processing units for highly accurate and fast vision processing. The EV6x supports any convolutional neural network, including popular networks such as AlexNet, VGG16, GoogLeNet, Yolo, Faster R-CNN, SqueezeNet and ResNet. Designers can run CNN graphs originally trained for 32-bit floating point hardware on the EV6x’s 12-bit CNN engine, significantly reducing the power and area of their designs while maintaining the same levels of detection accuracy. The engine delivers power efficiency of up to 2,000 GMACs/sec/W when implemented in 16-nm FinFET process technologies (worst-case conditions). The EV6x’s CNN hardware also supports neural networks trained for 8-bit precision to take advantage of the lower memory bandwidth and power requirements of these graph types.

To simplify software application development, the EV6x processors are supported by a comprehensive suite of tools and software. The latest release of the DesignWare ARC® MetaWare EV Development Toolkit includes a CNN mapping tool that analyzes neural networks trained using popular frameworks like Caffe and Tensorflow, and automatically generates the executable for the programmable CNN engine. For maximum flexibility and future-proofing, the tool can also distribute computations between the vision CPU and CNN resources to support new and emerging neural network algorithms as well as customer-specific CNN layers. Combined with software development tools based on OpenVX™, OpenCV and OpenCL C embedded vision standards, the MetaWare EV Development Toolkit offers a full suite of tools needed to accelerate embedded software development.

“As high-performance neural networks become more prevalent in artificial intelligence applications, designers require both the hardware technology and software tools to deliver their vision-enabled SoCs on schedule,” said John Koeter, vice president of marketing for IP at Synopsys. “With the performance and feature enhancements to the silicon-proven EV6x Vision Processors, designers can more efficiently design and deploy machine learning-based applications with the performance and power efficiency necessary to differentiate in their markets.”

Availability & Resources

The DesignWare EV61, EV62 and EV64 processors with enhanced optional CNN engine are scheduled to be available in August 2017. The MetaWare EV Development Toolkit is available now. Support for the TensorFlow framework in the Toolkit’s CNN mapping tool is scheduled to be available in October 2017.

Learn more about Synopsys’ Embedded Vision Processors: DesignWare EV6x Processor Family

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys’ IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys’ extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit www.synopsys.com/designware.

 

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
May 20, 2022
This year's NASA Turbulence Modeling Symposium is being held in honor of Philippe Spalart and his contributions to the turbulence modeling field. The symposium will bring together both academic and... ...
May 19, 2022
Learn about the AI chip design breakthroughs and case studies discussed at SNUG Silicon Valley 2022, including autonomous PPA optimization using DSO.ai. The post Key Highlights from SNUG 2022: AI Is Fast Forwarding Chip Design appeared first on From Silicon To Software....
May 12, 2022
By Shelly Stalnaker Every year, the editors of Elektronik in Germany compile a list of the most interesting and innovative… ...
Apr 29, 2022
What do you do if someone starts waving furiously at you, seemingly delighted to see you, but you fear they are being overenthusiastic?...

featured video

Building safer robots with computer vision & AI

Sponsored by Texas Instruments

Watch TI's demo to see how Jacinto™ 7 processors fuse deep learning and traditional computer vision to enable safer autonomous mobile robots.

Watch demo

featured paper

Intel Agilex FPGAs Deliver Game-Changing Flexibility & Agility for the Data-Centric World

Sponsored by Intel

The new Intel® Agilex™ FPGA is more than the latest programmable logic offering—it brings together revolutionary innovation in multiple areas of Intel technology leadership to create new opportunities to derive value and meaning from this transformation from edge to data center. Want to know more? Start with this white paper.

Click to read more

featured chalk talk

224 Gbps Data Rates: Separating Fact from Fiction

Sponsored by Samtec

Data rates are getting faster with each passing year. In this episode of Chalk Talk, Amelia Dalton chats with Matthew Burns from Samtec to separate fact from fiction when it comes to 224 Gbps data rates. They take a closer look at the design challenges, the tradeoffs, and architectural decisions that we will need to consider when designing a 224 Gbps design. They also investigate the variety of interconnect solutions that Samtec offers for your next 224 Gbps design.

Click here for more information about Silicon-to-Silicon Application Solutions from Samtec