industry news
Subscribe Now

Pixus Offers Mid-Sized OpenVPX Development Chassis for RF Modules and Equipment

Waterloo, Ontario  —  Dec 17, 2019 –  Pixus Technologies, a provider of embedded computing and enclosure solutions, has announced a new version of the VPXD1000 series that allows various VITA 67 slot configurations for RF interfaces over OpenVPX.   The chassis can be partitioned for a separate segment for specialty RF devices or your SOSA (Sensor Open Systems Architecture) implementation.  

The new version of the VPXD1000 comes in a 63HP (12.6”) wide size, allowing higher slot count backplanes up to ten slots at a 1.0” pitch.   Alternatively, designers can utilize one portion of the chassis for a smaller VITA 67 backplane over OpenVPX and a separate segment for RF or other devices.  Pixus can optimize the airflow/cooling for each segment to best suit the customer requirements. 

The VPXD1000 features removable sidewalls.  When testing, the sidewalls can be removed for easy open frame access to probe plug-in cards.  The chassis walls can later be plugged in for thermal testing or aesthetic purposes for end customers demonstrations.  

Pixus offers OpenVPX backplane/chassis systems in commercial, development, and MIL rugged formats.  The company also provides IEEE and Eurocard components for the embedded computer market. 

 About Pixus Technologies 

Leveraging over 20 years of innovative standard products, the Pixus team is comprised of industry experts in electronics packaging. Founded in 2009 by senior management from Kaparel Corporation, a Rittal company, Pixus Technologies’ embedded backplanes and systems are focused primarily on  ATCA, OpenVPX, MicroTCA, and custom designs.    Pixus also has an extensive offering of VME-based and cPCI-based solutions.   In May 2011, Pixus Technologies became the sole authorized North and South American supplier of the electronic packaging products previously offered by Kaparel Corporation and Rittal.  

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Introducing QSPICE™ Analog & Mixed-Signal Simulator
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Amelia Dalton and Mike Engelhardt from Qorvo investigate the benefits of QSPICE™ - Qorvo’s Analog & Mixed-Signal Simulator. They also explore how you can get started using this simulator, the supporting assets available for QSPICE, and why this free analog and mixed-signal simulator is a transformational tool for power designers.
Mar 5, 2024
7,568 views