industry news
Subscribe Now

NXP Accelerates 5G Infrastructure with Low Power Dual-Channel Receive Front End Modules and Pre-Drivers

New BTS6302U/6201U pre-drivers and BTS7203/5 dual-channel receive front end modules reduces 5G operating costs with low power consumption

What’s new: NXP® Semiconductors has announced the new BTS6302U/6201U pre-drivers and BTS7203/5 dual-channel receive (RX) front end modules (FEM) for 5G massive multi-input multi-output (MIMO) infrastructure. These new devices offer low current consumption, reducing carrier operating costs. Developed using NXP’s silicon germanium (SiGe) process and in-house test and assembly, the new devices offer high levels of integration, reducing system costs for OEMs. These devices are currently being deployed by major OEMs.

Why it matters: While traditional base stations provide four to eight transmit and receive channels, 5G massive MIMO infrastructure designs typically call for 32 or 64 transmit and receive channels. This allows for increased network throughput and responsiveness, but can also increase costs. By offering a dual-channel solution optimized for low current consumption, NXP RX FEMs address the need for additional channels, while simultaneously reducing power needs and operating costs for both carriers and OEMs.

More details: The BTS6302U pre-driver offers optimized 5G performance, with low current consumption and an integrated balun to reduce external components, simplifying design and reducing overall system costs. These new pre-Driver and RX FEM devices are also compatible with NXP’s RapidRF series of reference boards, which further reduce 5G development cycles and time to market.

“With 5G deployments rolling out worldwide, OEMs and carriers must find new ways to optimize power consumption without compromising network quality,” Doeco Terpstra, VP and General Manager Smart Antenna Solutions, NXP. “This new dual-channel RX FEM and pre-driver solutions offers exactly that and will help accelerate the deployment of more sustainable 5G networks.”

For more information and availability, visit NXP.com/RF

About NXP Semiconductors
NXP Semiconductors N.V. (NASDAQ: NXPI) enables secure connections for a smarter world, advancing solutions that make lives easier, better, and safer. As the world leader in secure connectivity solutions for embedded applications, NXP is driving innovation in the automotive, industrial & IoT, mobile, and communication infrastructure markets. Built on more than 60 years of combined experience and expertise, the company has approximately 29,000 employees in more than 30 countries and posted revenue of $8.61 billion in 2020.

Leave a Reply

featured blogs
Nov 29, 2021
Because of last week's Thanksgiving holiday here in the U.S. and the company's generosity in giving us not 2 but 3 days of rest and relaxation, last week's CFD news is shared today. And... [[ Click on the title to access the full blog on the Cadence Community ...
Nov 29, 2021
Tell me if you've heard this before, but I'm looking for a Nordic word that has a sufficiently amorphous gestalt to make it confusing to explain in Norwegian....
Nov 29, 2021
Lean how virtual electronic control units (ECUs) accelerate automotive design and enable advanced driver-assistance systems (ADAS) for connected vehicles. The post From Road to PC: Accelerating Intelligent Software Growth with Virtual ECUs appeared first on From Silicon To S...
Nov 8, 2021
Intel® FPGA Technology Day (IFTD) is a free four-day event that will be hosted virtually across the globe in North America, China, Japan, EMEA, and Asia Pacific from December 6-9, 2021. The theme of IFTD 2021 is 'Accelerating a Smart and Connected World.' This virtual event ...

featured video

Integrity 3D-IC: Industry’s First Fully Integrated 3D-IC Platform

Sponsored by Cadence Design Systems

3D stacking of ICs is emerging as a preferred solution for chip designers facing a slowdown in Moore’s Law and the rising costs of advanced nodes. However, chip stacking creates new complexities, with extra considerations required for the mechanical, electrical, and thermal aspects of the whole stacked system. Watch this video for an overview of Cadence® Integrity™ 3D-IC, a comprehensive platform for 3D planning, implementation, and system analysis, enabling system-driven PPA for multi-chiplet designs.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

3D-ICs are expected to have a broad impact on networking, graphics, AI/ML, and high-performance computing. While there’s interest in 3D-ICs, it’s still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this white paper to learn about 3D integration and packaging of multiple stacked dies, design challenges, ecosystem requirements, and needed solutions.

Click here to read more

featured chalk talk

Yield Explorer and SiliconDash

Sponsored by Synopsys

Once a design goes to tape-out, the real challenges begin. Teams find themselves drowning in data from design-process-test during production ramp-up, and have to cope with data from numerous sources in different formats in the manufacturing test supply chain. In this episode of Chalk Talk, Amelia Dalton chats with Mark Laird of Synopsys in part three of our series on the Silicon LifeCycle Management (SLM) platform, discussing how Yield Explorer and SiliconDash give valuable insight to engineering and manufacturing teams.

Click here for more on the Synopsys Silicon Lifecycle Management Platform