industry news
Subscribe Now

ClioSoft® Creates the Secret Sauce to Make Design Reuse a Reality

desigHUB, a customizable ecosystem hosted within the company, enables easy sharing and reuse of design data including IPs, while mitigating the risk of unauthorized usage.

FREMONT, Calif., May 2, 2017 – ClioSoft today unveiled designHUBTM, a next generation ecosystem created primarily for design reuse to enable enterprises utilize existing design resources efficiently within the company. As leader in system-on-chip (SoC) design data and intellectual property (IP) management solutions for the semiconductor design industry, ClioSoft developed the designHUB platform on the concept that untapped ideas, design expertise or any intellectual property can be shared seamlessly across the company and leveraged to produce remarkable results.

Using designHUB, designers can search and compare IPs across geographical or business silos of a company, track their usage and review their quality before selecting the design module that best meets their design requirements. It provides a platform for designers to communicate with IP/SoC developers for any queries related to the IP, enabling quick resolution of any issues. In addition to sharing IPs, designHUB also empowers users to seamlessly share and track documents, flows, scripts, libraries, etc. across the enterprise. To enable designers to be more productive, designHUB tracks and collates all activities for design projects an engineer may be working on or has been involved in and displays the notifications and tasks assigned in a dashboard for easy review.

“There is a paradigm shift occurring within the IP ecosystem regarding IP usage, development and data sharing,” said Srinath Anantharaman, founder and CEO of ClioSoft. “Current products in the market today address IP reuse by web-based cataloging.  By using the concept of crowdsourcing, designHUB bridges the gap between the IP developer and the IP user all within a single platform and extends the definition of IP to include SoC sub-systems, documents, ideas, scripts, flows etc. Design related information from various sources is seamlessly integrated into designHUB along with a rich set of reports to provide the relevant information to the designer and management community. Design reuse can now be a reality within a company.”

The designHUB platform is easily customizable and is hosted within the secure confines of the company. 

Availability of designHUB

The designHUB platform is now available, and is currently being deployed at customer sites. ClioSoft will be demonstrating the designHUB platform at the upcoming Design Automation Conference booth # 613 at the Austin Convention Center, June 18 – 22 2017.  To set up a private demo of designHUB, visit www.cliosoft.com.

About ClioSoft

ClioSoft is the pioneer and leading developer of system-on-chip (SoC) design configuration and enterprise IP management solutions for the semiconductor industry. The company’s flagship product SOS7 Design Collaboration Platform, built exclusively to meet the demanding requirements of SoC designs, empowers multi-site design teams to collaborate efficiently on complex analog, digital, RF and mixed-signal designs.

The collaborative IP management system from ClioSoft is part of the overall SOS Design Collaboration Platform.  The IP management system improves design reuse by providing an easy-to-use workflow for designers to manage the process of shopping, consuming and producing new IPs. ClioSoft customers include the top 20 semiconductor companies worldwide.  ClioSoft is headquartered at 39500 Stevenson Place, Suite 110, Fremont, CA, 94539.  For more information visit us at www.cliosoft.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Connectivity Solutions for Smart Trailers
Smart trailers can now be equipped with a wide variety of interconnection systems including wire-to-wire, wire-to-board, and high-speed data solutions. In this episode of Chalk Talk, Amelia Dalton and Blaine Dudley from TE Connectivity explore the evolution of smart trailer technology, the different applications within a trailer where connectivity would be valuable, and how TE Connectivity is encouraging innovation in the world of smart trailer technology.
Oct 6, 2023
26,748 views