industry news
Subscribe Now

Cadence Collaborates with TSMC and Microsoft to Reduce Semiconductor Design Timing Signoff Schedules with the Cloud

Highlights:
-Collaboration provides an accelerated path for customers to complete timing signoff by adopting Cadence signoff solutions using TSMC technology on the Microsoft Azure cloud with the Cadence CloudBurst Platform
-Customers creating complex advanced-node designs benefit from improved productivity due to the scalable, elastic compute offered by the cloud
-Cadence Quantus Extraction Solution demonstrated near-linear scalability through 64 CPUs using multi-corner extraction
-Cadence Tempus Timing Signoff Solution demonstrated scalability on 150 machines for the fastest TAT and methods that reduce timing signoff machine costs by 2X

SAN JOSE, Calif., June 15, 2020—Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the results of a three-way collaboration with TSMC and Microsoft focused on utilizing cloud infrastructure to reduce semiconductor design signoff schedules. Through this collaboration, common customers will have an accelerated path to complete timing signoff by adopting the Cadence® Tempus™ Timing Signoff Solution and the Quantus™ Extraction Solution using TSMC technologies on the Microsoft Azure Cloud with the Cadence CloudBurst™ Platform. By moving to the cloud, users from all vertical markets can achieve a significant productivity improvement without the constraints of on-premise hardware.

For details on the collaboration, a white paper is available immediately for customer download at TSMC-Online (https://online.tsmc.com/). The white paper contains cloud scaling strategies, detailed illustrations of the Cadence Tempus Timing Signoff Solution and Quantus Extraction Solution cloud execution, sample scripts and Microsoft’s Azure cloud IT best practices.

“Semiconductor designers are meeting or exceeding their power and performance requirements using advanced process technology. However, the increasingly complex advanced-node signoff requirements make it challenging to meet tight product schedules,” said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. “Working with Microsoft and Cadence, our cloud alliance has harnessed the scalability of the cloud with Cadence timing signoff solutions to ensure that our common customers can beat their performance goals and accelerate time to market for their silicon innovations.”

Mujtaba Hamid, head of product management, Silicon, Electronics and Gaming at Microsoft Azure added, “Microsoft’s Azure Cloud platform is ideally suited for high-performance-compute (HPC) applications such as silicon design and signoff. We look forward to collaborating with Cadence and TSMC customers on their silicon HPC needs and enabling these customers to deliver the highest quality products and achieve their time-to-market goals.”

Timing Signoff in the Cloud
Both the Cadence Tempus Timing Signoff Solution and Quantus Extraction Solution feature massively parallel architectures that are optimal for use in the cloud. Utilizing unique distributed signoff technologies, the Tempus Timing Signoff Solution is production-proven in the cloud on large-scale TSMC advanced-node tapeouts.

“Through our continued collaboration with TSMC and Microsoft, we’re making it easy for customers to offload their Tempus Timing Signoff Solution and Quantus Extraction Solution workloads to the cloud and reap the full benefits of our scalable solutions,” said Dr. Chin-Chi Teng, Senior Vice President and General Manager of the Digital & Signoff Group at Cadence. “Customers creating the most complex designs for today’s emerging market segments can look to the cloud to streamline their processes and provide a competitive advantage.”

The Cadence Tempus Timing Signoff Solution and Quantus Extraction Solution are part of the broader full flow digital suite, which provides customers with a fast path to design closure and better predictability. The CloudBurst Platform provides fast and easy access to Cadence tools and is part of the broader Cadence Cloud Portfolio. The digital and cloud portfolios support the Cadence Intelligent System Design™ strategy that enables customers to achieve system-on-chip (SoC) design excellence.

About Cadence
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace, industrial and health. For six years in a row, Fortune Magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Intel AI Update
Sponsored by Mouser Electronics and Intel
In this episode of Chalk Talk, Amelia Dalton and Peter Tea from Intel explore how Intel is making AI implementation easier than ever before. They examine the typical workflows involved in artificial intelligence designs, the benefits that Intel’s scalable Xeon processor brings to AI projects, and how you can take advantage of the Intel AI ecosystem to further innovation in your next design.
Oct 6, 2023
25,811 views