industry news
Subscribe Now

Mentor Graphics Veloce Emulation Platform Helps Barefoot Networks Verify the World’s First Fully Programmable Switch

WILSONVILLE, Ore., July 19, 2016 – Mentor Graphics Corporation (NASDAQ: MENT) today announced that the Veloce® emulation platform was successfully used by Barefoot Networks, a pioneer in building user-programmable and high-performance network switches, to verify its 6.5Tbps TofinoTM switch.  Barefoot chose the Veloce emulation platform for its high capacity, superior virtualization technology, remote access option and proven track record in networking design verification.

Barefoot Networks benchmarked the different emulators available, and after a careful and lengthy evaluation, decided the Veloce platform was the only emulator able to handle the large and complex Barefoot Networks design.

“The Veloce emulation platform gave us the capacity we needed to verify our programmable, networking-specific and interconnect-dominated design,” said Dan Lenoski, VP of Engineering, Barefoot Networks. “Beyond the fundamental strengths of the Veloce emulation platform, we were also able to take advantage of their proven hardware+software co-emulation, which is critical for verifying a programmable networking device.”

In the networking space, Ethernet designs are large and particularly intricate, and can tax emulation compile and run times. The Barefoot’s Tofino switch design consists of complex interconnect, which typically creates a challenge for most emulation platforms to route.  The Veloce emulation platform uses patented virtual wire technology and the proprietary Crystal2 chip, and had no issue handling the complexity of this interconnect-dominated design.   

In addition, the Veloce VirtuaLAB Ethernet used by Barefoot was critical for testing the core functionality of the design.  VirtuaLAB includes an Ethernet Packet Generator and Monitor (EPGM) that generates, transmits and monitors Ethernet packets with the Design under Test (DUT); Ethernet testers are modeled in software running under Linux on a workstation connected to the emulator. 

 “The Veloce emulation platform continues to dominate in the networking market,” said Eric Selosse, vice president and general manager of the Mentor Emulation Division. “We worked with Barefoot on access and implementation so they could focus immediately and exclusively on the verification task.”

About the Veloce Emulation platform

The Veloce emulation platform uses innovative software, running on powerful, qualified hardware and an extensible operating system, to target design risks faster than hardware-centric strategies. Now considered among the most versatile and powerful of verification tools, emulation greatly expands the ability of project teams to do hardware debugging, hardware/software co-verification or integration, system-level prototyping, low-power verification and power estimation and performance characterization. 

The Veloce emulation platform is a core technology in the Mentor® Enterprise Verification Platform™ (EVP) – a platform that boosts productivity in ASIC and SoC functional verification by combining advanced verification technologies in a comprehensive platform. The Mentor EVP combines Questa® advanced verification solutions, the Veloce emulation platform, and the Visualizer™ debug environment into a globally accessible, high-performance, datacenter resource. The Mentor EVP features global resource management that supports project teams around the world, maximizing both user productivity and total verification return on investment.

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of approximately $1.18 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. http://www.mentor.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Jul 10, 2023
33,304 views