industry news
Subscribe Now

Sidense Exhibiting at TSMC 2016 North American Technology Symposiums

Ottawa, Canada and San Jose, Calif.

What

Sidense will be exhibiting at the North American TSMC Technology Symposiums (San Jose, CA, Austin, TX and Boston, MA). Stop by the Sidense booth to find out how low-cost, secure and reliable 1T-OTP non-volatile memory (NVM) IP, available from 180nm to 20nm including HV and BCD process nodes, can be a key component in your Smart Connected designs.

Where and When

San Jose, CA

Tuesday, March 15, 8:30AM – 5:45PM

San Jose McEnery Convention Center
150 West San Carlos Street

San Jose, CA 95113

Booth 201

Boston, MA

Tuesday, March 22, 8:30AM – 5:30PM

Marriott Burlington Boston
One Burlington Mall Road
Burlington, MA, 01803

Austin, TX

Thursday, April 16, 8:30AM-5:30PM

Four Seasons
98 San Jacinto Boulevard
Austin, TX 78701

For more information or to schedule a meeting with Sidense please contact:

Jim Lipman (jim@sidense.com,925-606-1370) for San Jose and Tom Shield (tschild@sidense.com, 425-442-7376) for Boston or Austin.

About Sidense Corp.

Sidense Corp. provides very dense, highly reliable and secure non-volatile one-time programmable (OTP) Logic Non-Volatile Memory (LNVM) IP for use in standard-logic CMOS processes. The Company, with over 120 patents granted or pending, licenses OTP memory IP based on its innovative one-transistor 1T-Fuse™ bit cell, which does not require extra masks or process steps to manufacture. Sidense 1T-OTP macros provide a better field-programmable, reliable and cost-effective solution than flash, mask ROM, eFuse and other embedded and off-chip NVM technologies for many code storage, encryption key, analog trimming and device configuration uses.

Over 150 companies, including many of the top fabless semiconductor manufacturers and IDMs, have adopted Sidense 1T-OTP as their NVM solution for more than 500 designs. Customers are realizing outstanding savings in solution cost and power consumption along with better security and reliability for applications ranging from mobile and consumer devices to high-temperature, high-reliability automotive and industrial electronics. The IP is offered at and supported by all top-tier semiconductor foundries and selected IDMs. Sidense is headquartered in Ottawa, Canada with sales offices worldwide. For more information, please visit www.sidense.com.

About the TSMC Technology Symposiums

The 22nd annual TSMC Technology Symposium provides first-hand updates on TSMC’s advanced and specialty technologies, advanced backend capabilities and future development plans.


Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

AI/ML System Architecture Connectivity Solutions
Sponsored by Mouser Electronics and Samtec
In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate a variety of crucial design considerations for AI and ML designs, the role that AI chipsets play in the development of these systems, and why the right connectivity solution can make all the difference when it comes to your machine learning or artificial intelligence design.
Oct 23, 2023
26,220 views