industry news
Subscribe Now

Mentor Graphics Signs Multi-year Agreement with ARM for Early Access to ARM IP to Accelerate SoC Verification, Implementation and Testing

Highlights:
•       Optimized Mentor® verification, implementation and test tools and methodologies will help mutual customers design with ARM® IP
•       Multi-year subscription agreement gives Mentor early access to ARMv8-A and ARMv7-A architectures, ARM Mali™ graphics processors, ARM CoreLink™ system IP, ARM Artisan® physical IP and ARM POP™ IP
•       Agreement spans the Veloce® emulation platform, Questa® verification platform, RealTime Designer™ and Olympus-SoC™ Netlist-to-GDSII system, and Tessent® product suite

WILSONVILLE, Ore. USA and Cambridge, UK, February 17, 2016 – Mentor Graphics Corp. (NASDAQ: MENT) has signed a multi-year subscription agreement with ARM (LON: ARM; Nasdaq: ARMH) to enable early access to a broad range of ARM intellectual property (IP) and related technologies. This will enable Mentor to optimize its tools and methodologies for ARM-based system-on-chip (SoC) designs. Mentor will have access to ARM Cortex® processors for the ARMv8-A and ARMv7-A architectures, ARM Mali graphics processors, ARM CoreLink system IP, ARM Artisan physical IP and ARM POP IP for implementation acceleration.

“Our close collaboration with Mentor Graphics has enabled some of the world’s most advanced electronics companies to create a range of market-defining products,” said Pete Hutton, executive vice president and president of product groups, ARM. “This agreement expands our commitment to provide our mutual customers with comprehensive tools to design, implement and verify their SoCs.”

Through this agreement, Mentor can optimize its flows and tools for ARM IP before it is available on general release. This will enable Mentor’s customers to add the latest ARM IP to their designs and trust their verification, implementation and test environments are fully optimized. This will allow them to achieve the highest levels of performance and functionality in their newest ASIC and FPGA designs.

ARM, in common with many companies in the ARM ecosystem, uses the Mentor Enterprise Verification Platform™ (EVP), including the Veloce and Questa platforms, to verify new processor IP and system IP designs. For digital design implementation, the agreement will help Mentor optimize RealTime Designer physical RTL synthesis and Olympus-SoC Place & Route solutions for ARM-based designs. For IC test generation, processor-specific optimizations to the Tessent MemoryBIST, LogicBIST and TestKompress® flows will also be available and validated.

“Mentor and ARM have collaborated for years to help top semiconductor companies in bringing ARM-based products to market,” said Brian Derrick, Mentor vice president of marketing. “This agreement moves us to a higher level of cooperation and optimization, so we give our customers even higher confidence of success as they move to next generation products for IoT, mobile and other markets demanding low power and high performance.”

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.24 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/ .

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

BMP585: Robust Barometric Pressure Sensor
In this episode of Chalk Talk, Amelia Dalton and Dr. Thomas Block from Bosch Sensortec investigate the benefits of barometric pressure sensors for a variety of electronic designs. They examine how the ultra-low power consumption, excellent accuracy and suitability for use in harsh environments can make Bosch’s BMP585 barometric pressure sensors a great fit for your next design.
Oct 2, 2023
28,523 views