industry news
Subscribe Now

Tortuga Logic Bolsters Emerging Design-for-Security Market with Toolkit to Transform Hardware/Systems Developers’ Approach to Security

SAN DIEGO, CALIF. –– May 14, 2015 –– Tortuga Logic today announced immediate availability of its comprehensive Prospect Hardware Security Design and Analysis Toolkit, transforming the way hardware designers and system architects test the security of hardware designs.

“The semiconductor industry needs to redirect its attention from only analyzing software vulnerabilities to identifying ways to detect security issues in hardware designs,” says Dr. Jason Oberg, co-founder and chief executive officer (CEO) of Tortuga Logic. “As more and more devices are designed to be Internet enabled, the more we need to be concerned about hardware security. Hackers are focusing now on hardware.”

Tortuga Logic, founded by accomplished hardware security experts and not developers steeped in electronic design automation (EDA), is part of the emerging Design-for-Security market. Its goal is to solve security-specific problems, minimizing security breaches in hardware and systems by automating the process of verifying their security properties. Prospect is able to uncover hidden bugs and prove the absence of vulnerabilities in hardware designs.

The Security Market

Cisco predicts that 50-billion devices, such as automobiles, consumer electronics, medical devices and wearables, will be connected to the Internet by 2020, many potentially susceptible to cyberattacks.

Current security analysis software tests embedded software, assuming the hardware is secure when it may not be. Typical security practices for hardware design consist of manual code review, where security engineers sift through thousands of lines of code written by a separate hardware design team to find security vulnerabilities. If a security issue is found, the hardware design team makes changes and the cycle repeats, an unreliable design and review process that does not scale.

Without building security in from the beginning, it is not possible to build a secure system. Moreover, many of the security properties built into the hardware eliminate an enormous class of software-based attacks.

Prospect performs hardware security analysis, automating the process and enabling it to scale. The result is hardware that is safer and less vulnerable to cyberattacks.

How it Works

Prospect’s patented technology defends against specific types of hardware attacks that other software does not. Prospect analyzes security vulnerabilities of hardware designs written in hardware description languages (HDL) such as SystemVerilog, Verilog and VHDL. Prospect checks the design and ensures that confidentiality and integrity properties are being enforced.

It proves that sensitive information, including passwords, encryption keys and biometric data such as fingerprints, will only travel to parts of the system designated as “trusted,” preserving confidentiality. It can prove functional isolation from critical and non-critical components to ensure integrity and safety.

Prospect reads an HDL description of the design and performs a thorough analysis to uncover a broad range of vulnerabilities. It does so by automatically generating System Verilog assertions and instrumentation from a high-level description of the security properties. This information is passed to an integrated formal verification platform, included as part of Prospect, which performs an exhaustive proof evaluation. Issues can be debugged using a specialized GUI and generated counter examples.

Prospect leverages 360™ DV Verify from OneSpin Solutions as its formal platform, and is versatile and able to operate with other formal tools. Prospect is shipping now. Pricing is available upon request.

Introducing Tortuga Logic and its Founders

            Tortuga Logic, founded in 2013 and headquartered in San Diego, Calif., derives its name from the Spanish word for turtle, Tortuga. A turtle has a hard, impenetrable shell, which is what hardware should have in today’s world, believes Dr. Oberg and his co-founders, computer scientists from the University of California, San Diego and University of California, Santa Barbara.

In addition to Dr. Oberg, the founders are chief operating officer Dr. Jonathan Valamehr, Dr. Ryan Kastner and Dr. Tim Sherwood, all experts in hardware security.

Dr. Oberg developed much of the company’s intellectual property as part of his Ph.D. thesis. He holds a Bachelor of Science (B.S.) degree in Computer Engineering from U.C. Santa Barbara, and Master of Science (M.S.) and Ph.D. degrees in Computer Science and Engineering from U.C. San Diego.

Dr. Valamehr was formerly a computer architect, and leveraged emerging technologies and cross-disciplinary tools to build secure, high-speed microprocessors. He received Ph.D., M.S. and B.S. degrees in Electrical and Computer Engineering from U.C. Santa Barbara.

Dr. Kastner is a professor in the Jacobs School of Engineering at U.C. San Diego. His research focuses on computer system design with a focus on critical and real-time applications. Dr. Sherwood is a professor in the department of Computer Science at U.C. Santa Barbara, specializing in the development of novel computer architectures for security, monitoring, and control.

Tortuga Logic is a member of the EvoNexus technology startup incubator founded in 2009 by former Peregrine Semiconductor’s Rory Moore who serves as CEO. Tortuga Logic’s funding comes from angel investors and the National Science Foundation’s Small Business Innovation Research (SBIR) program.

About Tortuga Logic

Tortuga Logic, Inc., based in San Diego, Calif., is part of the emerging Design-for-Security market and has the goal to solve security-specific problems, minimizing security breaches in hardware and systems by automating the process of verifying their security properties. It has developed a comprehensive Hardware Security Design and Analysis Toolkit, transforming the way hardware designers and system architects test the security of hardware designs. More information can be found at: www.tortugalogic.com Email: info@tortugalogic.com

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Enabling IoT with DECT NR+, the Non-Cellular 5G Standard
In the ever-expanding IoT market, there is a growing need for private, low cost networks. In this episode of Chalk Talk, Amelia Dalton and Heidi Sollie from Nordic Semiconductor explore the details of DECT NR+, the world’s first non-cellular 5G technology standard. They investigate how this self-healing, decentralized, autonomous mesh network can help solve a variety of IoT connectivity issues and how Nordic is helping designers take advantage of DECT NR+ with their nRF91 System-in-Package family.
Aug 17, 2023
30,213 views