industry news
Subscribe Now

PLS’ Universal Debug Engine (UDE) now also supports the Infineon TLE986x and TLE987x Embedded Power ICs

Lauta (Germany), December 11, 2014 – PLS Programmierbare Logik & Systeme presents the latest version 4.3.4 of its Universal Debug Engine (UDE), an optimized test and debug tool for the new Infineon TLE986x and TLE987x Embedded Power IC series.

The highly integrated Embedded Power family was specifically designed for intelligent motor control in a wide range of automotive applications. The devices come in a standard QFN package with a footprint of only 7 mm x 7 mm. In addition to an ARM® Cortex™-M3 core, the devices include flash memory of up to 128 kB, up to six NFETs, a current sensor, a successive approximation 10-bit ADC, a capture and compare unit (CAPCOM6) for pulse width modulation (PWM) control and several 16-bit timers. A number of general purpose input-outputs (GPIOs) as well as a local interconnect network (LIN) interface compatible with LIN standard 2.2 and SAE J2602 serve as communication interfaces.

A defined subset of the standard CoreSight interface is provided for efficient testing and debugging of these highly complex bridge driver ICs. This customized subset is optimally supported by the UDE. The extensively equipped test and debug tool not only takes over control of the ARM® Cortex™-M3 core. With help of the UDE 4.3.4, the on-chip peripheral modules of the Embedded Power ICs can also be visualized and configured at symbolic level in text form.

Furthermore, in combination with PLS’ high-performance Universal Access Device (UAD), a fast and reliable programming of the on-chip flash memory can be realized. A digitally isolated target adapter for the connection to the device via JTAG is optionally available. Furthermore, a full Eclipse integration with complete cross-debugger functionality is included in the UDE.

PLS Programmierbare Logik & Systeme GmbH

PLS Programierbare Logik & Systeme GmbH, based in Lauta, Germany, was founded in 1990. With its innovative modular test and development tools, the company has demonstrated for over two decades its position as an international technology leader in the field of debuggers, emulators and trace solutions for 16-bit and 32-bit microcontrollers. The software architecture of the Universal Debug Engine (UDE) guarantees optimal conditions for debugging SoC-based systems. For example, by means of the intelligent use of modern on-chip debugging and on-debugging SoC-based systems. For example, by means of the intelligent use of modern on-chip debugging and on-chip trace units, valuable functions such as profiling and code coverage are available for the system optimization. Furthermore, the associated Universal Access Device (UAD2/UAD3+) product family, with transfer rates of up to 3.5 MBytes/s and a wide range of interfaces, offers entirely new dimensions for fast and flexible access to multicore systems. Important architectures such as TriCore, Power Architecture, XC2000/XE166, ARM, Cortex, SH-2A, XScale and C166/ST10 as well as simulation platforms of different vendors are supported. For further information about the company, please visit www.pls mc.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Power High-Performance Applications with Renesas RA8 Series MCUs
Sponsored by Mouser Electronics and Renesas
In this episode of Chalk Talk, Amelia Dalton and Kavita Char from Renesas explore the first 32-bit MCUs based on the new Arm® Cortex® -M85 core. They investigate how these new MCUs bridge the gap between MCUs and MPUs, the advanced security features included in this new MCU portfolio, and how you can get started using the Renesas high performance RA8 series in your next design. 
Jan 9, 2024
16,419 views