industry news
Subscribe Now

Thursday is Training Day at the 51st Design Automation Conference

LOUISVILLE, Colo. –– May 14, 2014 –– The  Design Automation Conference (DAC),  the premier conference devoted to the design and automation of electronic systems, will feature a day of training providing engineers with the latest techniques required for today’s designs. Four tracks of training will be held on Thursday, June 5th, 2014.  DAC 2014 will be held at Moscone Center in San Francisco, Calif. from June 1-5, 2014.  Conference registration is now open.

Each track of training comprises two separate half day sessions, in the morning from 9:00am to 12:30pm, and in the afternoon from 2:00pm to 5:30pm. All tracks are taught by professional training instructors from Doulos, the global leader in the development and delivery of training solutions for electronic design.

“On the back of last year’s success at the 50th DAC with the inaugural Thursday is Training Day, we are delighted to be partnering with DAC again in San Francisco to deliver a full day of intensive skills-based training in vital project-related subjects for the engineering community,” said Rob Hurley, Doulos CEO.  “This is a great opportunity not to be missed by any DAC attendee.”

The four training tracks are:

  • Track 1: SystemVerilog Verification
    • Part 1: Hardcore SystemVerilog for Class-Based Verification 
    • Part 2: Easier UVM
  • Track 2: ESL and SystemC
    • Part 1: The SystemC Language
    • Part 2: TLM-2.0 and the IEEE 1666-2011 Standard
  • Track 3: ARM Accredited Engineer Program
    • Part 1: Kick Start to the ARM® Cortex®  Processor Family
    • Part 2: Software Development for the ARM Cortex Processor Family
  • Track 4:
    • Part 1: Beyond the GUI: Using Tcl to Enhance your EDA Experience
    • Part 2: Embedded Systems Energy Management: Squeezing the Most Out of Battery Life using ARM® Cortex®-M Series

Session details, including summaries, presenter information and room numbers, can be found at: https://dac.com/events/training. Reserve a seat when you register for DAC at www.dac.com.

About DAC

The Design Automation Conference (DAC) is recognized as the premier event for the design of electronic circuits and systems, and for electronic design automation (EDA) and silicon solutions. A diverse worldwide community representing more than 1,000 organizations attends each year, represented by system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities. Close to 60 technical sessions selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies and technologies. A highlight of DAC is its exhibition and suite area with approximately 200 of the leading and emerging EDA, silicon, intellectual property (IP) and design services providers. The conference is sponsored by the Association for Computing Machinery (ACM), the Electronic Design Automation Consortium (EDA Consortium), and the Institute of Electrical and Electronics Engineers (IEEE), and is supported by ACM’s Special Interest Group on Design.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Intel AI Update
Sponsored by Mouser Electronics and Intel
In this episode of Chalk Talk, Amelia Dalton and Peter Tea from Intel explore how Intel is making AI implementation easier than ever before. They examine the typical workflows involved in artificial intelligence designs, the benefits that Intel’s scalable Xeon processor brings to AI projects, and how you can take advantage of the Intel AI ecosystem to further innovation in your next design.
Oct 6, 2023
26,000 views