industry news
Subscribe Now

Integrated EDA Tool Suite from Tanner EDA, Incentia and Aldec Helps ASIC Design House Lower Cost and Increase Efficiency with No Compromise in Performance

MONROVIA, California – April 29, 2014 – In today’s ‘always on’, Internet of Things connected world, the demand for high-performance, mixed-signal ASICs continues to grow.  Many thousands of mixed-signal devices are produced on mainstream process nodes in foundries worldwide.  Designers working on these mainstream devices do not always need, nor can they afford, the EDA tools from the vendors focused on serving the most advanced process nodes.  Tanner EDA, through its partnerships with Incentia Design Systems, Inc. and Aldec, Inc., provides a fully-integrated, complete analog/mixed-signal tool suite to address the mainstream with no compromise in performance.

Dresden-based ASIC design services company, Productivity Engineering (PE), a Tanner EDA customer since 2006, has relied on the full Tanner EDA tool suite, including front end design, layout, and verification.  Stefan Schubert, PE’s Vice President of IC Design Services, remains impressed with Tanner EDA tools finding them intuitive, easy to use, and fully capable of meeting their design needs. 

Early last year, PE adopted three new tools to its design flow, provided by Tanner EDA:

  1. Logic Synthesis by Incentia DesignCraft™
  2. Mixed –signal simulation by Aldec Riviera-PRO™ TE
  1. Physical Verification by Tanner EDA’s HiPer Verify™

PE found the DesignCraft tool to perform at least as well as more expensive equivalents, both in terms of speed and features.  “It is the first time we have had DFT support in a tool.  It is something we have always had to do separately before,” said Schubert.

Digital-heavy mixed-signal simulation was another task for which PE had been relying on older software.  Now PE has invested in the Riviera-PRO TE and the Tanner-supplied AMS simulation suite was considerably lower cost than offerings from the mainstream rivals. But lower cost does not necessarily mean less functionality or performance, Schubert emphasized. 

PE has also invested in Tanner EDA’s new HiPer Verify tool suite.  PE has adopted a hybrid tool solution for their verification; maintaining a mix of Calibre® and HiPer Verify software licenses.  “The critical factor with HiPer Verify is that it runs Calibre rules files,” Schubert confirmed.  He pointed out that HiPer Verify exploits hierarchical and repetitive features, with an error navigator to locate violations and a one-time correction facility, in order to improve productivity and ensure optimal performance. “The mixed tool portfolio has allowed us to better align tool capability with the requirements of the design while lowering our overall cost,” said Schubert.

Tanner EDA tools not only represent a lower initial outlay than many tools of comparable performance, but they cost considerably less to maintain. “This gives us a competitive advantage as a design services company,” Schubert commented, “And we make no sacrifices in terms of design performance.”

To learn more, read the entire Productivity Engineering case study from Tanner EDA.

Pricing and Availability

HiPer Silicon™ Design Suite v16.1, including partner product solutions DesignCraft and Riviera-PRO TE, is available for the Windows® and Linux® operating systems directly from Tanner EDA. For additional information, visit the Tanner EDA website at www.tannereda.com, contact Tanner EDA Sales by phone (626-471-9701) or email salesw@tannereda.com.

About Tanner EDA

Tanner EDA provides a complete line of EDA software solutions that drive innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and MEMS. Customers are creating breakthrough applications in areas such as power management, displays and imaging, automotive, consumer electronics, life sciences, and RF devices. Founded in 1988, Tanner EDA solutions deliver just the right mixture of features, functionality and usability. The company has shipped over 33,000 licenses of its software to more than 5,000 customers in 67 countries.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Shift Left with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality.
Nov 27, 2023
21,275 views