industry news
Subscribe Now

Fujitsu Semiconductor and Synopsys Deliver an Optimized and Predictable Customized SoC (ASIC) Design Flow

MOUNTAIN VIEW, Calif., Jan. 28, 2014 /PRNewswire/ —

Highlights:

  • Early design exploration accelerates creation of high-quality RTL and floorplan
  • Monotonic area optimization improves design utilization and lowers power consumption
  • Placement- and congestion-aware synthesis enables a convergent handoff flow
  • New predictable flow expedites final layout

Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced, through joint collaboration with Fujitsu Semiconductor Limited, a faster, area-optimized and highly predictable Customized SoC (ASIC) design flow for mutual customers. Early exploration and consideration of physical data during synthesis are becoming important for Customized SoC designs to minimize unexpected iterations. The newly announced flow includes early design exploration with DC Explorer to accelerate first netlist handoff. Monotonic area optimization technology improves area and leakage power while maintaining timing results. The physically aware synthesis technology delivers a highly optimized netlist that is tightly correlated to final layout, providing early insights and minimizing iterations. This new flow, in collaboration with Fujitsu’s innovative design planning technology, allows users to implement up to 33 percent more logic in the same die area, expedites the final layout process and enables mutual customers to bring competitive products to market faster, while minimizing schedule risk.

“It is critical that we provide our Customized SoC users an optimal flow to meet their design requirements,” said Akihiro Yoshitake, general manager of Technology Development Center at Fujitsu Semiconductor. “Adding Design Compiler’s early design exploration and innovative physically aware synthesis to our Customized SoC flow accelerates collaboration between logical and physical design. We can achieve a 33 percent design density improvement with this new flow, enabling customers to implement more functionality, which is critical for developing advanced and low power SoCs.”

Design exploration enables identification of issues and faster “what-if” analyses early in the design flow, accelerating creation of high quality design data and providing a better starting point for synthesis. The new monotonic area optimization engine improves utilization while lowering leakage power. The advanced placement and congestion aware synthesis generates a routing-friendly netlist, leading to fewer iterations between synthesis and place and route for faster design closure. Design teams across multiple market segments are benefiting from these advancements and shortening their design schedules.

“Leading Customized SoC suppliers like Fujitsu are recognizing the value of a highly predictable flow for them and their customers,” said Antun Domic, executive vice president and general manager of Synopsys’ Design Group. “This new handoff flow will help Fujitsu and their customers accelerate design schedules while meeting aggressive design goals.”

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, its software, IP and services help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more athttp://www.synopsys.com.

Leave a Reply

featured blogs
Dec 8, 2022
You will notice a big change when you try to download the latest version of Innovus, Genus, or Joules on our Cadence download site, downloads.cadence.com . Instead of the expected INNOVUS221 or GENUS221, or JOULES221 releases, you will find DDI221, which includes the 22.1 ver...
Dec 7, 2022
We explore hyperscale datacenters & internet traffic's impact on climate change and discuss how energy-efficient system design shapes a sustainable future. The post How the Electronics Industry Can Shape a More Sustainable, Energy-Efficient World appeared first on From ...
Dec 7, 2022
By Karen Chow When Infineon needed to select a field solver for the development of their next-generation power semiconductor products,… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

Enabling New Paradigms in Memory Design and Development with End-to-End Solutions

Sponsored by Synopsys

The demand for highly customized high-performance memory chips to cater to the needs of HPC, AI, and automotive applications is driving the need for new design paradigms such as DTCO, Design Shift Left, Digitization, and Design-for-Reliability.

Learn more about Memory Solutions

featured chalk talk

Series Five Product Introduction

Sponsored by Mouser Electronics and Amphenol Aerospace

Size and weight are critical design considerations when it comes to military and aerospace applications. One way to minimize weight and size in these kinds of designs is to take a closer look at your choice of connectors. In this episode of Chalk Talk, Amelia Dalton chats with Anthony Annunziata from Amphenol Aerospace about the series five next generation connectors from Amphenol Aerospace. They investigate the size and weight advantages that these connectors bring to military and aerospace applications and how you can get started using the series five in your next design.

Click here for more information about Amphenol Aerospace Series Five Black Zinc-Nickel Circular Connectors