industry news
Subscribe Now

Achronix Demonstrates Embedded 100G Ethernet in Speedster22i 22nm FPGAs

Santa Clara, Calif., December 17, 2013 – Achronix Semiconductor Corporation today announced that it has demonstrated error-free operation of 100G Ethernet functionality using the hard Ethernet IP in its Speedster22i® FPGAs. Speedster22i are the only FPGAs that have hardened IP for communication applications including 100G Ethernet, 100G Interlaken, PCI Express Gen3 x8 and DDR3 memory controllers. The 100G Ethernet video demonstration can be seen at Achronix.com.

“The hardened IP functions in Speedster22i FPGAs translate directly into power and cost savings for high bandwidth communication applications,” said Steve Mensor, vice president of Marketing at Achronix. “More importantly, the hardened IP functions eliminate the challenges associated with closing timing for these high performance applications.”

Speedster22i FPGAs are built on Intel’s advanced 22nm, 3-D Tri-Gate transistor technology. Speedster22i HD devices consume half the power and are half the cost of competitive high?end FPGAs for targeted high bandwidth applications. The 100G Ethernet was demonstrated on the HD1000 device, which has 1 million effective programmable look-up-tables (LUTs). The HD680 is the second member of the Speedster22i family and will begin shipping in Q1 2014.

About Achronix Semiconductor Corporation

Achronix is a privately held fabless corporation based in Santa Clara, California. Achronix builds application targeted field programmable gate arrays (FPGAs) built on Intel’s (NASDAQ:INTC) 22nm, 3-D Tri-Gate transistor technology. Achronix ACE design tools include integrated support for Synopsys (NASDAQ:SNPS) Synplify Pro. Achronix has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India. Find out more at http://www.achronix.com.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

AI/ML System Architecture Connectivity Solutions
Sponsored by Mouser Electronics and Samtec
In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate a variety of crucial design considerations for AI and ML designs, the role that AI chipsets play in the development of these systems, and why the right connectivity solution can make all the difference when it comes to your machine learning or artificial intelligence design.
Oct 23, 2023
26,220 views