industry news
Subscribe Now

Algo-Logic Systems launches Full Order-Book running on single-FPGA platform

Santa Clara, California, August 29, 2013 – Algo-Logic Systems, a recognized leader in providing hardware-accelerated, deterministic, ultra-low-latency products, systems and solutions for accelerated finance, packet processing and embedded system industries, today announced availability of their new Full Order-Book solution. The Full Order-Book performs all book building processing and reporting as logic inside a single FPGA. The Low Latency Order-Book is designed using the on-chip memory for customer book sizes with many thousands of open orders, a dozen symbols, and reporting of ten L-2 levels. For use-cases where millions of open orders, thousands of symbols, and unlimited levels need to be tracked, the Scalable Order-Book is still implemented with a single FPGA but stores data in off-chip DDR3 memory.

The Full Order-Book building process includes (i) maintaining L-3 order-level book, (ii) updating L-2 book with a default of 10 price levels, (iii) reporting the Top-of-book with the best bid/ask information, and (iv) displaying of the last trade.  Tracking deep L-3 book with ultra-high performance is achieved using Algo-Logic’s proprietary, 150 Million Searches Per Second (MSPS), algorithmic EMSE-2 IP-Core. The depth of the constructed L-2 book is user-configurable via the application programmable interface.  Unlike multi-FPGA or CPU-based competitor architectures; Algo-Logic’s single-FPGA platform architecture achieves deterministic, ultra-low-latency without jitter regardless of the number of tracked symbols at data rates of up to 10 Gbps. Key features include:

  • Full Order-Book with Ldefault size of 10 price-levels per symbolfully scalable to larger sizes
  • Depth of L2 price-levels configurable by the user via the application programmable interface
  • Full Order-Book output logic seamlessly connects to customers algorithmic trading strategies
  • Normalized Full Order-Book output stream compatible with any downstream processing logic
  • L-3 Order-Book updates complete with processing latency of less than 450 nanoseconds
  • L-3 + L-2 Order-Book updates complete with processing latency of less than 1 microsecond

The Full Order-Book can be seamlessly integrated with other components of Algo-Logic’s Low Latency Application Library, including pre-built protocol parsing libraries, market data filters, and TCP/IP endpoints to deploy complete tick-to-trade applications within a single FPGA platform.

Algo-Logic’s world-class hardware accelerated systems and solutions are used by banks, trading firms, hedge-funds, and financial institutions to accelerate their network processing for protocol parsing, symbol filtering, Risk-Checks (sec 15c 3-5), order book processing, order injection, proprietary trading strategies, high frequency trading, financial surveillance systems, and algorithmic trading.

Availability:  The Full Order-Book solution is currently shipping, for additional information please contact Info@algo-logic.com   or visit our website at:  www.algo-logic.com

About Algo-Logic Systems 

Algo-Logic Systems, Inc., is a recognized leader and developer of fast time-to-market gateware libraries for Field Programmable Gate Array (FPGA) devices.  Algo-Logic IP-Cores are used for accelerated finance, packet processing and classification in datacenters, and sensor data acquisition and processing in embedded hardware systems. The company has extensive experience in building customized network processing system solutions in FPGA, ASIC, ASSP, and SoC logic.  

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

GaN for Humanoid Robots
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Eric Persson and Amelia Dalton explore why power is the key driver for efficient and reliable robot movements and how GaN technologies can help motor control solutions be more compact, integrated and efficient. They also investigate the role of field-oriented control in humanoid robotic applications and why the choice of a GaN power transistor can make all the difference in your next humanoid robot project!
Apr 20, 2026
3,755 views