industry news
Subscribe Now

Impulse C helps Software Developers Simulate Hardware Accelerating C Algorithms on Solarflare’s ApplicationOnload Engine (AOE), FPGA-enabled Programmable Networking Interface Card

Dateline 23 July, Bellevue Washington. Impulse announced the availability of “Experimenter’s Simulation Software” which enables developers to quickly evaluate the architecture offered by Solarflare’s new ApplicationOnload™ Engine (AOE). FPGAs are effective offload engines for some CPU bottlenecks. Shifting critical code to the FPGA’s massively parallel architecture enables critical paths to run as multiple streaming processes, accelerating computations by 10x or more over CPUs.

The software will be familiar to C programmers. It runs within Visual Studio, GCC or the like and provides the pragmas and extensions that enable C algorithms to be refactored into coarse grained logic, which machine compiles into multiple streaming processes to run in FPGA hardware.

Solarflare’s AOE integrates a large, powerful Altera FPGA in a network-friendly PCIe form factor. It is an excellent platform for developers to explore software/hardware codesign, and it can scale up for field deployment. “We welcome the introduction of well designed development boards like the AOE.” Said Ed Trexel, Impulse Accelerated’s Head of Engineering. He continued, “Software teams are increasingly curious about hardware based acceleration, and this lets them try it out on a robust, flexible platform.”

Impulse C was introduced in 2002 and is used by hundreds of teams from NASA to Wall Street, to rapidly experiment with offloading CPU logic to FPGA. “Impulse’s software gives developers a tremendous head start,” explained Bruce Tolley, Vice President, Solutions Marketing at Solarflare. “They can reduce schedule and technology risk in evaluating how well the offloading approach works for their C code and system architecture.”

This configuration of FPGA acceleration is used to offload custom packet inspection, preprocessing, trading, compliance, latency reduction, or instrumentation modules. The Impulse AOE Experimenter’s Software Simulator provides everything for users to refactor C and simulate how well it will machine compile into multiple streaming processes to run on the AOE’s FPGA. Functionality is verified within GCC, Visual Studio or the like. Users estimate performance, starting from pipeline rate efficiency, within Impulse CoDeveloper. Later, users can acquire an AOE and compile refactored algorithms all the way to hardware.

For more information: Brian Durwood, Brian.Durwood@ImpulseAccelerated.com (425) 605-9543 #109. The software can be seen at the Impulse table at the August 6th Chicago Custom Compute Summit.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Optimize Performance: RF Solutions from PCB to Antenna
Sponsored by Mouser Electronics and Amphenol
RF is a ubiquitous design element found in a large variety of electronic designs today. In this episode of Chalk Talk, Amelia Dalton and Rahul Rajan from Amphenol RF discuss how you can optimize your RF performance through each step of the signal chain. They examine how you can utilize Amphenol’s RF wide range of connectors including solutions for PCBs, board to board RF connectivity, board to panel and more!
May 25, 2023
38,636 views