industry news
Subscribe Now

Impulse C helps Software Developers Simulate Hardware Accelerating C Algorithms on Solarflare’s ApplicationOnload Engine (AOE), FPGA-enabled Programmable Networking Interface Card

Dateline 23 July, Bellevue Washington. Impulse announced the availability of “Experimenter’s Simulation Software” which enables developers to quickly evaluate the architecture offered by Solarflare’s new ApplicationOnload™ Engine (AOE). FPGAs are effective offload engines for some CPU bottlenecks. Shifting critical code to the FPGA’s massively parallel architecture enables critical paths to run as multiple streaming processes, accelerating computations by 10x or more over CPUs.

The software will be familiar to C programmers. It runs within Visual Studio, GCC or the like and provides the pragmas and extensions that enable C algorithms to be refactored into coarse grained logic, which machine compiles into multiple streaming processes to run in FPGA hardware.

Solarflare’s AOE integrates a large, powerful Altera FPGA in a network-friendly PCIe form factor. It is an excellent platform for developers to explore software/hardware codesign, and it can scale up for field deployment. “We welcome the introduction of well designed development boards like the AOE.” Said Ed Trexel, Impulse Accelerated’s Head of Engineering. He continued, “Software teams are increasingly curious about hardware based acceleration, and this lets them try it out on a robust, flexible platform.”

Impulse C was introduced in 2002 and is used by hundreds of teams from NASA to Wall Street, to rapidly experiment with offloading CPU logic to FPGA. “Impulse’s software gives developers a tremendous head start,” explained Bruce Tolley, Vice President, Solutions Marketing at Solarflare. “They can reduce schedule and technology risk in evaluating how well the offloading approach works for their C code and system architecture.”

This configuration of FPGA acceleration is used to offload custom packet inspection, preprocessing, trading, compliance, latency reduction, or instrumentation modules. The Impulse AOE Experimenter’s Software Simulator provides everything for users to refactor C and simulate how well it will machine compile into multiple streaming processes to run on the AOE’s FPGA. Functionality is verified within GCC, Visual Studio or the like. Users estimate performance, starting from pipeline rate efficiency, within Impulse CoDeveloper. Later, users can acquire an AOE and compile refactored algorithms all the way to hardware.

For more information: Brian Durwood, Brian.Durwood@ImpulseAccelerated.com (425) 605-9543 #109. The software can be seen at the Impulse table at the August 6th Chicago Custom Compute Summit.

Leave a Reply

featured blogs
Apr 2, 2026
Build, code, and explore with your own AI-powered Mars rover kit, inspired by NASA's Perseverance mission....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Connecting the World Through Space
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Ryan Jennings from Qorvo and Amelia Dalton explore the critical components and design challenges inherent in LEO satellite infrastructure and how Qorvo’s solutions are enabling the next generation of space-based connectivity. 
Mar 30, 2026
22,782 views