industry news
Subscribe Now

PMC Adopts Cadence Physical Verification System as Signoff Technology for Large Complex SoC

SAN JOSE, CA–(Marketwired – May 30, 2013) –

Cadence Design Systems, Inc. (NASDAQ: CDNS)

HIGHLIGHTSCadence Design Systems, Inc. (NASDAQ: CDNS)

  • PMC is producing working silicon on 65- and 40-nanometer designs, and is currently deploying the product for its 28-nanometer designs.
  • Technology chosen for turnaround time and ready foundry support
  • Physical Verification System signoff decks certified by major foundries

Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that PMC® has adopted the Cadence® Physical Verification System as signoff technology for its global design centers. PMC has used the Physical Verification System for several successful tapeouts, including PMC’s DIGI 120, described as the industry’s only single-chip processor supporting 10G, 40G and 100G speeds for OTN transport, aggregation and switching. The device, with 200+ million gates and 180+ Mbits of RAM, is the largest production SoC that PMC has delivered.

“With the Cadence engineering team’s strong support, we conducted a thorough evaluation of the Cadence Physical Verification System and then integrated it into our flow,” said Colin Harris, chief operating officer and general manager of the Communications Business Unit at PMC. “It is in production use by our worldwide design teams, and the successful tapeout of our largest SoC ever confirmed that the Cadence Physical Verification System is able to manage the complexity of advanced designs with extremely fast turnaround time.”

“After years of using another product for its physical verification, PMC is seeing great success with the Cadence Physical Verification System,” said Dr. Chi-Ping Hsu, senior vice president, research and development of the Silicon Realization Group at Cadence. “With our focused commitment to signoff technology development, PMC now has a top-flight solution to help move their designs faster to manufacturing.”

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Maximizing High Power Density and Efficiency in EV-Charging Applications
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Dalpiaz from Infineon talk about trends in the greater electrical vehicle charging landscape, typical block diagram components, and tradeoffs between discrete devices versus power modules. They also discuss choices between IGBT’s and Silicon Carbide, the advantages of advanced packaging techniques in both power discrete and power module solutions, and how reliability is increasingly important due to demands for more charging cycles per day.
Dec 18, 2023
18,957 views