industry news
Subscribe Now

IEEE-SA and Accellera Team to Deliver 1801 Unified Power Format Standard

Napa, Calif., USA, 30 May 2013 — Accellera Systems Initiative (Accellera) announces they have once again partnered with the IEEE Standards Association (IEEE-SA), a globally recognized standards-setting body within the IEEE, to deliver a leading electronic design and verification standard to engineers and chip designers worldwide. The revised version of IEEE 1801™-2013 “Standard for Design and Verification of Low Power Integrated Circuits Language Reference Manual” is now available through the IEEE Get™ Program. The IEEE Get program grants public access to view and download select IEEE standards at no charge.  

The purpose of the standard, popularly known as UPF (Unified Power Format), is to provide portability of low power design specifications that can be used with a variety of commercial products throughout an electronic system design, analysis, verification and implementation flow. The format provides the ability to specify the supply network, switches, isolation, retention and other aspects relevant to power management of an electronic system.

With this addition, four standards are now available in partnership with the IEEE-SA:

IEEE 1801™-2013-Standard: “Standard for Design and Verification of Low Power Integrated Circuits

IEEE 1800™-2012 Standard: SystemVerilog Unified Hardware Design, Specification, and Verification Language

IEEE 1685™ Standard: IP-XACT™, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows

IEEE 1666™ Standard: SystemC® Language Reference Manual 

“We are pleased to once again partner with the IEEE-SA to deliver this much needed low power standard to the electronics industry,” said Shishpal Rawat, chair of Accellera. “The standard defines the relationship between the low power design specification and the logic design, giving engineers the ability to accurately assess power intent and optimize their designs. This has a direct impact on the integrity of chip performance as well as a reduction of overall cost ofdevelopment.”

“The IEEE Standards Association is pleased to partner with Accellera to make available the IEEE 1801 standard at no charge to the global design community in keeping with our OpenStand support for global, open standards and to improve the way design teams around the globe develop, deploy and embrace technologies for the benefit of humanity,” said Konstantinos Karachalios, managing director, IEEE Standards Association.  “This standard, developed under the corporate program, had one of the largest number of corporate members participate, and demonstrates the market importance of this standard.”

Get IEEE 1801 Standard: Design and Verification of Low Power Integrated Circuits Language Reference Manual    
Beginning immediately, companies, universities, research institutions and individuals worldwide can freely access the standard. To download a PDF copy, 
click here.  

About Accellera Systems Initiative 

Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development, and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, visit www.accellera.org. For membership information, click here

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Power Gridlock
The power grid is struggling to meet the growing demands of our electrifying world. In this episode of Chalk Talk, Amelia Dalton and Jake Michels from YAGEO Group discuss the challenges affecting our power grids today, the solutions to help solve these issues and why passive components will be the heroes of grid modernization.
Nov 28, 2023
21,510 views