industry news
Subscribe Now

ESCATEC now offers Package-on-Package capability

Heerbrugg, Switzerland – 11 June, 2012 – ESCATEC, the EMS innovator, has added Package-on-Package (PoP) capability to its production facilities at Heerbrugg in Switzerland. PoP enables one BGA package, such as a memory chip, to be soldered on top of another BGA, such as a processor.  

Martin Muendlein, ESCATEC’s Engineering Manager, explained, “Until now, PoP has only been used in high volume applications such as mobile phones, where it provides high density packaging, low power and high performance. We believe that we are one of the first contract manufacturers in Europe to offer this as a low volume option to customers. It is ideal for customers wanting to make portable devices that need high performance processors and where space is tight. We already have one customer wanting to use PoP for their next generation of a hand held terminal.”

ESCATEC has invested in a special Dipping unit for their new Siplace assembly line that will enable them to do PoP. The dipping unit wets about 50% of each ball of the Ball Grid Array with paste/flux. Before reflow, both components are stacked on each other and then both are soldered in one process step. During the soldering the upper device sinks down so that, in the final assembly, there is virtually no gap between the two stacked chips. 

Verification of accurate bonding between the layers of the PoP stack is checked using X-Ray inspection. The darker balls are from the upper BGA and the lighter balls are from the lower BGA.

For further information about ESCATEC, one of Europe’s leading providers of contract design and manufacturing services: www.escatec.com  enquiries@escatec.com

For press information, contact: Nigel Robson, Vortex PR. Tel +44 (0) 1481 233080.nigel@vortexpr.com

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Want early design analysis without simulation?

Sponsored by Siemens Digital Industries Software

Traditional verification methods are failing today's complex IC designs, which require a proactive, early-stage analysis approach. A shift-left methodology addresses IP block integration challenges and the limitations of traditional simulation and ERC tools. Insight Analyzer detects hard-to-find leakage issues across power domains, enabling early analysis without full simulation. Identify inefficiencies earlier to reduce rework, improve reliability, and enhance power performance.

Click to read more!

featured chalk talk

What’s Driving Zephyr’s Momentum
In this episode of Chalk Talk, Brendon Slade from NXP and Amelia Dalton explore what Zephyr makes unique, how it compares to other RTOS options, and how its design philosophy enables developers to scale from simple prototypes to production-ready systems with confidence.
May 4, 2026
9,530 views