industry news
Subscribe Now

ESCATEC now offers Package-on-Package capability

Heerbrugg, Switzerland – 11 June, 2012 – ESCATEC, the EMS innovator, has added Package-on-Package (PoP) capability to its production facilities at Heerbrugg in Switzerland. PoP enables one BGA package, such as a memory chip, to be soldered on top of another BGA, such as a processor.  

Martin Muendlein, ESCATEC’s Engineering Manager, explained, “Until now, PoP has only been used in high volume applications such as mobile phones, where it provides high density packaging, low power and high performance. We believe that we are one of the first contract manufacturers in Europe to offer this as a low volume option to customers. It is ideal for customers wanting to make portable devices that need high performance processors and where space is tight. We already have one customer wanting to use PoP for their next generation of a hand held terminal.”

ESCATEC has invested in a special Dipping unit for their new Siplace assembly line that will enable them to do PoP. The dipping unit wets about 50% of each ball of the Ball Grid Array with paste/flux. Before reflow, both components are stacked on each other and then both are soldered in one process step. During the soldering the upper device sinks down so that, in the final assembly, there is virtually no gap between the two stacked chips. 

Verification of accurate bonding between the layers of the PoP stack is checked using X-Ray inspection. The darker balls are from the upper BGA and the lighter balls are from the lower BGA.

For further information about ESCATEC, one of Europe’s leading providers of contract design and manufacturing services: www.escatec.com  enquiries@escatec.com

For press information, contact: Nigel Robson, Vortex PR. Tel +44 (0) 1481 233080.nigel@vortexpr.com

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Intel AI Update
Sponsored by Mouser Electronics and Intel
In this episode of Chalk Talk, Amelia Dalton and Peter Tea from Intel explore how Intel is making AI implementation easier than ever before. They examine the typical workflows involved in artificial intelligence designs, the benefits that Intel’s scalable Xeon processor brings to AI projects, and how you can take advantage of the Intel AI ecosystem to further innovation in your next design.
Oct 6, 2023
27,587 views