industry news
Subscribe Now

Increased design flexibility with CADSTAR 13.0 Constraint Browser and Topology Editor

December 7, 2011 – Munich, Germany and Westford, MA, USA – Zuken today announces increased flexibility for electronic engineers through CADSTAR’s Constraint Browser and Topology Editor.

Constraint Browser is available now in CADSTAR 13.0. The application guides engineers through a fully integrated, constraints-driven design methodology to meet high-speed performance requirements, offering a fast and effective method to enter the most complex rules early in the design process. It also reduces design costs and time-to-market by eliminating unnecessary prototypes and re-engineering cycles.

Jeroen Leinders, CADSTAR distribution manager, says: “We’ve increased design flexibility within this CADSTAR revision by simplifying constraint entry for high-speed nets, making it possible earlier in the design process.”

Benefits of Constraint Browser include:

  • Easy-to-use, spreadsheet-based user interface
  • Common constraint entry system for circuit design, layout, and analysis
  • Assigning standard topologies, such as H-Tree, daisy chain, star or user-defined topologies to control route order and timing for high-speed signals
  • Automatic generation of e-nets, busses, and differential pairs
  • Reducing constraint entry time with setup wizards for high-speed interfaces such as DDR2/DDR3 applications
  • Cross-probing with CADSTAR schematic and layout

Topology Editor, as part of Constraint Browser, provides engineers with a schematic view of the complete signal and includes options to control the proper pin order for routing. Engineers can assign predefined topologies, such as daisy chain, H-tree, or star, or create custom templates to apply to high-speed nets.

As one of the factors affecting signal integrity is the way in which pins are connected, this will allow users to better place parts and route signals for maintaining signal integrity and correct operation of the circuit.

Benefits of Topology Editor include:

  • Graphical constraining of net routing order and topology
  • Easy implementation of semiconductor vendor requirements
  • Virtual branch point support to control signal timing
  • Use of standard topology templates or user-defined topologies
  • Reuse of known good topologies (IP re-use)

Constraint Browser and Topology Editor are among several new modules available in CADSTAR version 13.0, which has numerous enhancements, quality improvements and ease-of-use, all representing excellent value for small and medium-sized companies.

Key feature enhancements in CADSTAR 13.0 include: improved drill drawing creation; improved DXF import; improved features for high-speed routing; and an IDF interface.

For more information, visit the CADSTAR pages on Zuken’s website at www.zuken.com/cadstar.
To carry out a full evaluation of CADSTAR, please contact your local reseller. Details can be found under “CADSTAR ‘Where to buy’” at: www.zuken.com/cadstar_contact.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

TE Connectivity MULTIGIG RT Connectors
In this episode of Chalk Talk, Amelia Dalton and Ryan Hill from TE Connectivity explore the benefits of TE’s Multigig RT Connectors and how these connectors can help empower the next generation of military and aerospace designs. They examine the components included in these solutions and how the modular design of these connectors make them a great fit for your next military and aerospace design.
Mar 19, 2024
8,198 views