industry news
Subscribe Now

EVE Unveils ZeBu-Blade2 Hardware-Assisted Verification Platform

SAN JOSE, CALIF. –– November 7, 2011 –– EVE, the leader in hardware/software co-verification, today unveiled its ZeBu-Blade2 hardware-assisted verification platform, the first member of the ZeBu emulation family based on Xilinx Virtex6-LX760 field programmable gate arrays (FPGAs). 

ZeBu-Blade2 is the first emulator for application specific integrated circuits (ASICs) and systems on chip (SoCs) implemented in 40-nanometer (nm) technology.  It offers design teams fast execution and attractive pricing for best-in-class hardware/software integration ahead of silicon availability.

“ZeBu-Blade2 slashes costs and development time like a blade,” notes Lauro Rizzatti, EVE-USA’s general manager and vice president of marketing, who adds that it addresses designers’ needs for fast emulation capabilities at up to 40 megahertz (MHz).  “ZeBu-Blade2 also provides the lowest cost of ownership through competitive pricing, low deployment and infrastructure costs, and the ability for more design iterations per day.”

Offered in two versions, populated with either five or with nine LX760 FPGAs with design capacity of 18- or 32-million ASIC gates, ZeBu-Blade2 is a single user emulator that can handle more than 70% of current ASIC designs, per usage surveys conducted by EVE.  It can be deployed in co-emulation with hardware description language (HDL), C, C++, or SystemC-based cycle-level or transaction-level testbenches, or in emulation with synthesizable testbenches and in-circuit-emulation (ICE) driven by target systems.  ZeBu-Blade2 features easy setup, fast compilation and fast execution speed in both transaction-based co-emulation and ICE.

ZeBu-Blade2 is supported by a comprehensive set of debugging capabilities including three types of probes –– static, flexible and dynamic –– for optimal analysis, fast waveform generation, interactive read and write access of any memory, and read/force/release of any register.  The entire state of the design can be dumped and overwritten in few seconds.  Save and restore, SystemVerilog assertions support, and monitors/checkers through fast transactors strengthen ZeBu-Blade2’s debugging features.  When the emulated design is driven by a target hardware system through ZeBu-Blade2’s Direct-ICE interface, which includes 600 non-multiplexed and voltage programmable I/O pins, full-speed debugging can be performed using the built-in logic analyzer. Static and programmable triggering functions can be created using any register or signal in the design.

ZeBu-Blade2 compiles register transfer level (RTL) designs with up to 16 asynchronous primary clocks and unlimited derived clocks using clock-tree routing algorithms that prevent timing violations.  The software generates compiled FPGA bitstreams from RTL code in three hours or less using small PC farms. 

As with the entire ZeBu family, ZeBu-Blade2 is assisted by a large verification intellectual property (VIP) catalog of memory models, fast hardware transactors for popular protocols, and speed-rate adapters.  Custom transactors can be created through EVE’s ZEMI-3, a unique SystemVerilog behavioral compiler based on the DPI-C standard compatible with SCEMI 2.0.

As with all previous ZeBu generations, ZeBu-Blade2 is offered in two configurations: Hardware Development Platforms (HDP) and Software Development Platforms (SDP) to trade off hardware debugging capabilities, not necessary when validating embedded software, at half the cost.

Housed in a desktop chassis, with PC-like power consumption, ZeBu-Blade2 is available immediately and includes its zFAST, fast synthesis, and a set of ZeBu transactors.  Pricing is available upon request

ZeBu-Blade2 will be demonstrated publicly for the first time at EDSFair November 16-18 in Yokohama, Japan.

About EVE

EVE is the worldwide leader in hardware/software co-verification solutions, offering fast transaction-based co-emulation and in-circuit emulation, with installations at five of the top six semiconductor companies.  EVE products shorten the overall verification cycle of complex integrated circuits and electronic systems designs.  Its products can be integrated with transaction-level ESL tools and software debuggers, target hardware systems, as well as Verilog, SystemVerilog and VHDL simulators.  EVE is a member of OCP-IP and ARM, Mentor Graphics, Real Intent, Springsoft and Synopsys Partner programs.  Follow EVE on Twitter at www.twitter.com/EVETEAM and on Facebook at:  http://tiny.cc/hykzr.  Its United States headquarters is in San Jose, Calif.  Telephone: (408) 457-3200.  Facsimile: (408) 457-3299.  Corporate headquarters is in Palaiseau, France.  Telephone: (33) 1 64.53.27.30.  Fax: (33) 1 64.53.27.40.  Email:  info@eve-team.com.  Website:  www.eve-team.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Peak Power Introduction and Solutions
Sponsored by Mouser Electronics and MEAN WELL
In this episode of Chalk Talk, Amelia Dalton and Karim Bheiry from MEAN WELL explore why motors and capacitors need peak current during startup, the parameters to keep in mind when choosing your next power supply for these kind of designs, and the specific applications where MEAN WELL’s enclosed power supplies with peak power would bring the most benefit.
Jan 22, 2024
14,426 views