industry news
Subscribe Now

Lattice Simplifies System Control Applications With MachXO Control Development Kit

— New $119 Control Development Kit and 12 New Reference Designs

Supporting MachXO PLDs Accelerate Time-to-Market for System Control Designs —
HILLSBORO, OR — OCTOBER 19, 2009 — Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of the new MachXO™ Control Development Kit as well as 12 new reference designs, ideal for prototyping system control functions such as temperature and current monitoring, power supply sequencing, fan control and fault logging, that are commonly found in telecom infrastructure, server, industrial and medical applications. The new kit offers designers of CPLDs and low-density FPGAs a comprehensive suite of board management and system control resources to enable the development of system control designs.

Designed for general purpose I/O expansion, interface bridging and power-up management functions, the instant-on, easy-to-use MachXO programmable logic device (PLD) family offers customers an “All-in-One-PLD” by providing distributed and embedded memory, built-in PLLs, high performance LVDS I/O, remote field upgrade (Lattice’s TransFRTM technology) and a low power sleep mode, all in a single device.

“We use MachXO PLDs in our digital video recorder platform as they provide us with design flexibility and time-to-market advantages over other competitive ASIC and ASSP solutions,” said Henry Zhang, chief technology officer at Zhejiang Dahua Technology. “The MachXO Control Development Kit and new reference designs will enable us to test a wide range of control-based functions in our designs and accelerate our time-to-market.”

“Designers need a comprehensive set of development tools to implement their system control designs quickly and efficiently,” said Gordon Hands, Director of Marketing for Low Density and Mixed Signal Solutions. “The new MachXO Control Development Kit and associated suite of reference designs provide designers with a complete and flexible platform that addresses board management functions typically implemented in system control applications.”

The MachXO Control Development Kit

The MachXO Control Development Kit features the MachXO LCMXO2280 device, 2Mb SPI Flash and 1Mb SRAM memory, a current and temperature sensor, a Power Manager II ispPAC®-POWR1014A device, an expansion header for I2C, SPI, SD and compact Flash interfaces, several LEDs and user switches. Using the preloaded system-on-chip (SoC) design provided with the development kit, designers can now test within minutes typical board control functions including fan speed control based on temperature monitoring, LCD control, comprehensive power supply monitoring and reset distribution in conjunction with the Power Manager II POWR1014A and 8-bit LatticeMico8™ microcontroller. Designers can then build their own designs using the free downloadable reference design source code, implementing these features in less than an hour. Additional stand alone demos, including SD and Compact Flash memory / audio, fault logging, JTAG BSCAN and TransFR technology, can also be downloaded from the Lattice website and implemented on the control evaluation board.

The MachXO Control Development Kit includes a USB cable for device programming, AC adaptor (international plugs) and QuickSTART documentation. The associated reference designs and free ispLEVER® Starter design software can be downloaded from the Lattice website, www.latticesemi.com.

Pricing and Availability

Promotional pricing for the MachXO Control Development Kit is $119 and is good for kits ordered via the Lattice online store at http://www.latticesemi.com/store/dev_kits.cfm and through select authorized Lattice distributors through November 30, 2009. More information regarding the MachXO Control Development Kit is available at www.latticesemi.com/machxo-control-kit. More information regarding the new reference designs is available at www.latticesemi.com/products/intellectualproperty/referencedesigns.

All MachXO PLDs are fully production qualified and have been shipping for four years. MachXO PLDs feature a broad range of densities, packages and speed grade options and are available for ordering via the Lattice online store at www.latticesemi.com/store and through authorized Lattice distributors at www.latticesemi.com/sales. For more information about the Lattice MachXO PLD family, visit www.latticesemi.com/products/cpldspld/machxo. The free ispLEVER Starter software can be downloaded from the Lattice website at www.latticesemi.com/products/designsoftware/isplever/ispleverstarter

About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Power Gridlock
The power grid is struggling to meet the growing demands of our electrifying world. In this episode of Chalk Talk, Amelia Dalton and Jake Michels from YAGEO Group discuss the challenges affecting our power grids today, the solutions to help solve these issues and why passive components will be the heroes of grid modernization.
Nov 28, 2023
20,203 views